Page 193 - 2024-Vol20-Issue2

189 | Hussein & AL-Assfor

IEEE 61st International Midwest Symposium on Circuits [27] C. Hanuman and J. Kamala, “Hardware implementation
and Systems (MWSCAS), pp. 885–888, IEEE, 2018. of 24-bit vedic multiplier in 32-bit floating-point divider,”
in 2018 4th International Conference on Electrical, Elec-
[17] T. Krishnan and S. Saravanan, “Design of low-area tronics and System Engineering (ICEESE), pp. 60–64,
and high speed pipelined single precision floating IEEE, 2018.
point multiplier,” in 2020 6th International conference
on advanced computing and communication systems [28] R. Deokate, N. Chore, and M. Thakre, “Design and per-
(ICACCS), pp. 1259–1264, IEEE, 2020. formance evaluation of 32-bit floating point multiplier
using vedic multiplier,” vol. 7, no. 3, pp. 1783—-1786,
[18] R. Sravani and M. Salauddin, “Design of single precision 2021.
floating point multiplier using fpga,” Journal of Engi-
neering sciences, vol. 12, no. 11, pp. 203–201, 2021. [29] A. Jain, B. Dash, A. K. Panda, and M. Suresh, “Fpga
design of a fast 32-bit floating point multiplier unit,” in
[19] C. Mounica, S. Krishna, S. Veeramachaneni, and 2012 International Conference on Devices, Circuits and
N. Mahammad S, “Efficient implementation of mixed- Systems (ICDCS), pp. 545–547, IEEE, 2012.
precision multiply-accumulator unit for ai algorithms,”
International Journal of Circuit Theory and Applica- [30] S. Arish and R. Sharma, “An efficient floating point
tions, vol. 48, no. 8, pp. 1386–1394, 2020. multiplier design for high speed applications using karat-
suba algorithm and urdhva-tiryagbhyam algorithm,” in
[20] H. Zhang, D. Chen, and S.-B. Ko, “New flexible 2015 international conference on signal processing and
multiple-precision multiply-accumulate unit for deep communication (ICSC), pp. 303–308, IEEE, 2015.
neural network training and inference,” IEEE Transac-
tions on Computers, vol. 69, no. 1, pp. 26–38, 2019. [31] S. Mehta, B. Singh, and D. Kumar, “Performance anal-
ysis of floating point mac unit,” International Journal
[21] S. Tamilselvan and A. Arun, “An efficient mac design of Computer Applications, vol. 78, no. 1, pp. 38—-41,
for image processing application,” Indian Journal of 2013.
Science and Technology, vol. 11, no. 19, 2018.
[32] S. V. P. GS, G. Seshikala, and S. Niranjana, “Design of
[22] M. Yuvaraj, B. J. Kailath, and N. Bhaskhar, “Design of efficient single precision floating point multiplier using
optimized mac unit using integrated vedic multiplier,” urdhva triyagbhyam sutra of vedic mathematics,” Int. J.
in 2017 International conference on Microelectronic Innov. Technol. Exploring Eng.(IJITEE), vol. 8, no. 2,
Devices, Circuits and Systems (ICMDCS), pp. 1–6, IEEE, pp. 160—-162, 2019.
2017.

[23] S. Anjana, C. Pradeep, and P. Samuel, “Synthesize of
high speed floating-point multipliers based on vedic
mathematics,” Procedia Computer Science, vol. 46,
pp. 1294–1302, 2015.

[24] P. Singh and B. Kakani, “Performance comparison of
floating point multipliers by using different multiplica-
tion algorithm,” International Journal of Electronics and
Communication (IIJEC), vol. 3, no. 1, pp. 44–52, 2015.

[25] A. Eshack and S. Krishnakumar, “Pipelined vedic mul-
tiplier with manifold adder complexity levels,” Interna-
tional Journal of Electrical and Computer Engineering,
vol. 10, no. 3, pp. 2951–2958, 2020.

[26] R. K. Kodali, L. Boppana, and S. S. Yenamachintala,
“Fpga implementation of vedic floating point multiplier,”
in 2015 IEEE international conference on signal pro-
cessing, informatics, communication and energy systems
(SPICES), pp. 1–4, IEEE, 2015.