Page 60 - IJEEE-2022-Vol18-ISSUE-1
P. 60
56 | Al-Jrew, Mahmood & Ali
Neutral point clamped inverter results in TABLE III structure,” IET Power Electron., vol. 11, no. 11, pp. 1858-
show that the inverter-based LS-APOD has a minimal
percentage of THD of 28.38 % and the highest efficiency 1865, Sept. 2018.
obtained of 80.29%. While the highest RMS voltage reached [2] V. Ranjbarizad, M. Aalami, and E. Babaei, “A New
using LS-APOD PWM. The DC power is almost the same
using different level shift PWM techniques under different Topology for Cascaded Multilevel Inverter to Generate
modulation index values.
More Voltage Levels with a Reduced Count of Power
TABLE IV lists and summarizes the comparison Switches,” Proc. - 2019 4th Int. Conf. Power Electron.
analysis for the proposed five level inverter topology under Their Appl. ICPEA 2019, vol. 1, September, pp. 1–7,
the three different techniques of level shift pulse width
modulation and different modulation index values. The 2019.
suggested five-level inverter-based LS-APOD has a minimal [3] M. Rawa et al., “A New Multilevel Inverter Topology
percentage of THD of 28.9 % and highest DC power of 5976
w. While the highest efficiency reached using LS-PD PWM. with Reduced DC Sources,” Energies, vol. 14, no. 15, pp.
The RMS voltage is almost the same using different level
shift PWM techniques under different modulation index 4709, Aug. 2021.
values.
[4] M. M. Paul Raj and S. S. Meenakshi Sundaram,
TABLE IV “Cascaded H-Bridge Five-Level Inverter for Grid-
SIMULATION RESULTS OF PROPOSED FIVE LEVEL MLI
Connected Photovoltaic System Using Proportional-
UNDER DIFFERENT MA Integral Controller,” Meas. Control, vol. 49, no. 1, pp. 33–
As a result, the proposed five level topology employs 41, 2016.
fewer switches (6 switches) and one DC voltage supply as [5] M. R. Banaei, H. Khounjahan, and E. Salary, “Single-
compared with the two conventional types of MLI which
required (8 switches) for each topology. The switching source cascaded transformers multilevel inverter with
driving circuit complexity is decreased, the cost is lowered, reduced number of switches,” IET Power Electron, vol. 5,
and the system size is reduced. no. 9, pp. 1748–1753, 2012.
[6] E. Babaei, S. Laali, and Z. Bayat, “A single-phase
VI. CONCLUSION
cascaded multilevel inverter based on a new basic unit
This paper presents an analysis for three multilevel with reduced number of power switches,” IEEE Trans.
inverter topologies. The proposed multilevel inverter Ind. Electron., vol. 62, no. 2, pp. 922–929, 2015.
topology has been introduced using two of the MLI [7] R. Nagarajan and M. Saravanan, “Performance analysis
topologies. CHB and NPC topologies have been used to of a novel reduced switch cascaded multilevel inverter,” J.
develop the proposed topology. The proposed system Power Electron., vol. 14, no. 1, pp. 48–60, 2014, doi:
analysis and results have been compared with the other
traditional MLI topologies. The results show a satisfied 10.6113/JPE.2014.14.1.48.
results in terms of THD and efficiency and RMS voltage [8] N. Prabaharan and K. Palanisamy, “Investigation of
under different modulation techniques and modulation index
values. Another benefits over the two traditional types is single phase reduced switch count asymmetric Multilevel
reducing the number of switches required to generate five
level voltage in MLI and hence reduce the complexity and Inverter using Advanced Pulse Width Modulation
cost of the designed inverter. Technique,” Int. J. Renew. Energy Res., vol. 5, no. 3, pp.
879–890, 2015.
CONFLICT OF INTEREST [9] M. V. Rajkumar and T. Nadu, “Modeling and Simulation
The authors have no conflict of relevant interest to this of Asymmetric Cascaded Multilevel Inverter with
article. Reduced Switches using Multicarrier PWM Control,” Int.
REFERENCES J. Adv. Res. Electr. Electron. Instrum. Eng., vol. 5, no. 10,
[1] B.B. Ngo, M.K. Nguyen, J.H. Kim, and F. Zare, “Single- pp. 8064–8071, 2016.
phase Multi level inverter based on switched-capacitor [10] A. I. M. Ali, E. E. M. Mohamed, M. A. Sayed, M. S. R.
Saeed, and A. M. Azmy, “Design and Validation of a
Single Phase Multilevel Inverter Utilizing Reduced
Switches Number,” 20th Int. Middle East Power Syst.
Conf. MEPCON 2018 - Proc., pp. 974–979, 2019.
[11] M. D. Siddique, S. Mekhilef, N. M. Shah, A. Sarwar, A.
Iqbal, and M. A. Memon, “A New Multilevel Inverter
Topology with Reduce Switch Count,” IEEE Access, vol.
7, pp. 58584–58594, 2019.
[12] V. Anand and V. Singh, “Compact symmetrical and
asymmetrical multilevel inverter with reduced switches,”
Int. Trans. Electr. Energy Syst., vol. 30, no. 8, pp. 1–20,
2020.
[13] M. S. Bin Arif, Z. Sarwer, M. D. Siddique, S. Md. Ayob,
A. Iqbal, and S. Mekhilef, “Asymmetrical multilevel
inverter topology with low total standing voltage and
reduced switches count,” Int. J. Circuit Theory Appl., vol.
49, no. 6, pp. 1757–1775, Jun. 2021.
[14] B. Hosseini Montazer, J. Olamaei, M. Hosseinpour, and
B. Mozafari, “A generalized diode containing
bidirectional topology for multilevel inverter with reduced
