Cover
Vol. 22 No. 1 (2026)

Published: June 15, 2026

Pages: 512-520

Original Article

Enhancing Communication Technologies with Advanced Optimization of 5 GHz Low Noise Amplifiers

Abstract

Radio frequency integrated circuits (RFICs) are widely used in wireless technology systems. Low-noise amplifiers, especially in the 5 GHz frequency range, are vital parts of contemporary wireless communication systems. Research on 5 GHz low-noise amplifiers aims to improve the performance of these amplifiers by addressing issues related to noise, gain, and power efficiency. Low-noise amplifiers are used in many different applications and are essential for developing more effective, efficient, and balanced wireless communication systems. The paper presents a wideband low-noise amplifier (LNA) implemented in a 5 GHz (Low-Noise Amplifier) for 5G Wi-Fi applications. It is driven by a 1.8 V supply. To increase the voltage gain and reduce the power consumption, the circuit has a common source layout and is optimized to reduce the noise figure. Single-stage common source decomposition and inductive source decomposition techniques are also used to match the circuit with the source impedance. Genetic algorithm is also used to optimize the circuit operation. The genetic algorithm has been shown to significantly reduce the noise in the low-noise amplifier circuit, which greatly improves the signal quality. The algorithm has increased the gain of the circuit, making it more sensitive to signals and enhancing its ability to process diverse signals. The proposed LNA showed a total current of 2 mA and a minimum noise figure of 1.107 dB with a high voltage gain of 21.86 dB and a power consumption of 3.6 mW. I expect the proposed LNA to be suitable for 5G Wi-Fi applications in the GHz band.

References

  1. C. Nguyen, Radio-frequency integrated-circuit engineering. John Wiley & Sons, 2015.
  2. A. Z. Yonis and A. Nawaf, “Investigation of evolving multiple access technologies for 5g wireless system,” in 2022 8th International Engineering Conference on Sustainable Technology and Development (IEC), pp. 118– 122, IEEE, 2022.
  3. P. Das and B. Jajodia, “Design automation of two-stage operational amplifier using multi-objective genetic algorithm and spice framework,” in 2022 International Conference on Inventive Computation Technologies (ICICT), pp. 166–170, IEEE, 2022.
  4. H. J. Motlak and M. J. Mohammed, “Design of selfbiased folded cascode cmos op-amp using pso algorithm for low-power applications,” International Journal of Electronics Letters, vol. 7, no. 1, pp. 85–94, 2019.
  5. M. Hasanpour Qadikolai and S. Mohammadi, “Frequency control of isolated hybrid power network using genetic algorithm and particle swarm optimization,” International Journal of Smart Electrical Engineering, vol. 5, no. 4, p. 185, 2015.
  6. D. Joshi, S. Dash, A. Malhotra, P. V. Sai, R. Das, D. Sharma, and G. Trivedi, “Optimization of 2.4 ghz cmos low noise amplifier using hybrid particle swarm optimization with l´evy flight,” in 2017 30th International Conference on VLSI Design and 2017 16th International Conference on Embedded Systems (VLSID), pp. 181– 186, IEEE, 2017.
  7. T. Liu, Design of a Low Noise Amplifier for Wireless Sensor Networks. University of Arkansas, 2011.
  8. P. Aggelos, “Tool for optimized design of integrated rf cmos low noise amplifiers,” Diploma in Electrical and Computer Engineering. University Of Crete, p. 6, 2017.
  9. S. Mateos-Angulo, D. Mayor-Duarte, S. L. Khemchandani, and J. del Pino, “A low-power fully integrated cmos rf receiver for 2.4-ghz-band ieee 802.15. 4 standard,” in 2015 Conference on design of circuits and integrated systems (DCIS), pp. 1–6, IEEE, 2015.
  10. E. Abdo, A. Younis, and A. Ismael, “Optimum design of 2.4 ghz low noise amplifier (lna),” in Proceedings of the Proceedings of the 1st International Multi-Disciplinary Conference Theme: Sustainable Development and Smart Planning, IMDC-SDSP 2020, Cyperspace, 28-30 June 2020, 2020.
  11. R. R. M. Alshaker, Design and optimization of low noise amplifier. PhD thesis, 2021.
  12. M. Kusuma, S. Shanthala, and C. P. Raj, “Design of common source low noise amplifier with inductive source degeneration in deep submicron cmos processes,” Int J Appl Eng Res, vol. 13, no. 6, pp. 4118–4123, 2018.
  13. S. Kumar and R. G. Kumar, “Cmos low noise rf amplifier design and parameter estimation using ann,” Master of Technol. VLSI Des. & CAD, vol. 147004, 2012.
  14. A. T. Younis and E. A. Abdo, “Low noise amplifier (lna) performance optimization using genetic algorithms (gas),” Journal of Engineering Science and Technology, vol. 15, no. 5, pp. 3122–3131, 2020.
  15. N. Yadav, A. Pandey, and V. Nath, “Design of cmos low noise amplifier for 1.57 ghz,” in 2016 International Conference on Microelectronics, Computing and Communications (MicroCom), pp. 1–5, IEEE, 2016.
  16. H. P. Koringa, Analog low noise amplifier circuit design and optimization. PhD thesis, Gujarat University of Technology, 2017.
  17. M. B. Fallahpour, K. D. Hemmati, and A. Pourmohammad, “Optimization of a lna using genetic algorithm,” Electrical and Electronic Engineering, vol. 2, no. 2, pp. 38–42, 2012.
  18. J. J. Roberts, A. M. Cassula, J. L. Silveira, P. O. Prado, and J. C. F. Junior, “Gatoolbox: a matlab-based genetic algorithm toolbox for function optimization,” in The 12th Latin-American Congress on Electricity Generation and Transmission–Clagtee, 2017.
  19. T. Kanthi and D. Rao, “Design and analysis of cmos low noise amplifier circuit for 5-ghz cascode and folded cascode in 180nm technology,” International Journal of Reconfigurable and Embedded Systems, vol. 7, no. 3, pp. 143–150, 2018.
  20. J. Singh and V. Nath, “Design and analysis of a low noise amplifier at 5ghz for iot applications,” International Journal of Microsystems and IoT, vol. 1, no. 6, pp. 388–393, 2023.