Cover
Vol. 22 No. 1 (2026)

Published: June 15, 2026

Pages: 299-310

Original Article

Elastic Fixed-Point Arithmetic-Logic Unit Based on Hybrid Adder And Vedic Mathematic

Fatima GH. Ali 1 Raqia Samir Almusali 2 Fatemah K. AL-Assfor 1
1 Computer Engineering Department, College of Engineering, University of Basrah, Basrah, Iraq
2 Electrical and Computer Engineering Department, Altinba¸s University, Istanbul, T¨urkeye
History
  • Received: March 28, 2024
  • Revised: June 28, 2024
  • Accepted: July 5, 2024
  • Available Online: June 15, 2026
DOI

https://doi.org/10.37917/ijeee.22.1.28

Abstract

High speed and area reduction of the Arithmetic-Logic Unit (ALU) have a fundamental role in modern processors, especially in digital signal processor (DSP). In this paper, a new elastic fixed-point (Fx-P) ALU module is proposed to perform multiple operations on real and complex numbers. The arithmetic part of the ALU executes operations such as addition, subtraction, increment, decrement, and multiplication on real numbers. For complex operands, the proposed ALU executes three operations comprising addition, subtraction, complex conjugate of complex numbers. The logical part performs the basic operations including AND, OR, NAND, NOR, XOR, XNOR, NOT and BUFFER operations. The proposed design is based on utilizing an enhanced design of a hybrid adder consists of a Han Carlson adder with a carry-select adder (EHC-CSLA) and an improved design of the Vedic multiplier to achieve multiplication operation of real numbers. A 16-bit and a 32-bit EHC-CSLA are designed first to perform real/complex addition-and- subtraction on both data types. Then, an improved-Vedic multiplier (IVM) is designed to perform multiplication on two real operands. The proposed EHC-CSLAs, numerous bit-sizes of the IVMs, and the elastic design of real/ complex ALU modules in this work are coded in VHDL, simulated, and synthesized by Xilinx ISE14.7 tool on different FPGA families. The performance results demonstrate appreciable reductions in delay and area usage in comparison to the most counterpart multipliers and ALU designs.

Keywords

References

  1. S. Sasikala, S. Balambigai, P. Sivaranjani, and V. Udhayasuriyan, “Design of arithmetic logic unit using hybrid power reduction methodologies for super computer applications,” in 2023 14th International Conference on Computing Communication and Networking Technologies (ICCCNT), pp. 1–8, IEEE, 2023.
  2. U. Lakadiwala, S. Hirapara, R. Ramani, and N. Chaudhary, “Implementation of alu on fpga,” International Research Journal of Engineering and Technology (IRJET) Vol, vol. 3, 2016.
  3. J. Swathi, K. R. L. Tangudu Santhoshi, S. M. P. Yugandhar, and U. T. Sai, “Implementation of arithmetic logic unit using high speed carry-skip adder and booth’s multiplier,” International Research Journal of Modernization in Engineering Technology and Science, vol. 103, pp. 103–108, 2022.
  4. M. Rangari, R. Saraswat, and R. Jain, “Design of reversible logic alu using reversible logic gates with low delay profile,” International Journal of Advanced Research in Computer and Communication Engineering, vol. 4, pp. 344–348, 2015.
  5. S. Rasappan, G. Thangavel, S. R. Ahmed, S. A. Nishath, M. A. Ali, and N. M. Tahir, “Design and implementation of 3–bit calculator for an alu using vertical and crosswise multiplication,” in 2023 IEEE 13th International Conference on Control System, Computing and Engineering (ICCSCE), pp. 309–313, IEEE, 2023.
  6. N. K. Kachhwaha and S. Shah, “Implementation of efficient fixed point alu with 32 bit processing capability,” 2017.
  7. A. A. Purohit, M. R. Ahmed, and R. V. S. Reddy, “Design of area optimized arithmetic and logical unit for microcontroller,” in 2020 IEEE VLSI DEVICE CIRCUIT AND SYSTEM (VLSI DCS), pp. 335–339, IEEE, 2020.
  8. S. Jamuna, P. Dinesha, K. Shashikala, and K. K. Kumar, “Area optimized run-time reconfigurable alu for digital systems,” in 2019 Second International Conference on Advanced Computational and Communication Paradigms (ICACCP), pp. 1–5, IEEE, 2019.
  9. I. Said and M. C¸ avus¸, “Alu design by vhdl using fpga technology and micro learning in engineering education,” British Journal of Computer, Networking and Information Technology, January, pp. 1–18, 2018.
  10. A. Kumar, S. K. Gupta, and P. Kota, “4-trit cnfet-based arithmetic logic unit,” in 2023 International Conference on Device Intelligence, Computing and Communication Technologies,(DICCT), pp. 34–38, IEEE, 2023.
  11. A. Jose and K. Jyothisree, “8-bit arithmetic logic unit (alu) using full swing restored m-gdi technique,” in International Conference on Communication, Embedded- VLSI Systems for Electric Vehicle (ICCEVE 2023), vol. 2023, pp. 49–53, IET, 2023.
  12. V. P. Brahmaiah, V. K. Gurrala, S. T. Tuduru, and K. H. Kishore, “Design of area and power-optimized vlsi architecture of aludesign using signed multiplier,” in 2022 International Conference on Recent Trends in Microelectronics, Automation, Computing and Communications Systems (ICMACC), pp. 276–280, IEEE, 2022.
  13. P. Sairam, K. Manikumar, Y. S. Reddy, B. U. Narayana, and K. Gowreesrinivas, “Fpga implementation of area efficient 16-bit vedic multiplier using higher order compressors,” in 2023 IEEE Devices for Integrated Circuit (DevIC), pp. 404–407, IEEE, 2023.
  14. J. K. KJ, P. Kaythry, V. Gokhulesh, and K. Sudharsan, “Efficient fpga implementation of rsa algorithm using vedic multiplier,” in 2023 International Conference on Wireless Communications Signal Processing and Networking (WiSPNET), pp. 01–05, IEEE, 2023.
  15. J. Nayak and S. B. Kaje, “Fast image convolution and pattern recognition using vedic mathematics on field programmable gate arrays (fpgas),” in 2022 OITS International Conference on Information Technology (OCIT), pp. 569–573, IEEE, 2022.
  16. S. S. Saokar, R. Banakar, and S. Siddamal, “High speed signed multiplier for digital signal processing applications,” in 2012 IEEE International Conference on Signal Processing, Computing and Control, pp. 1–6, IEEE, 2012.
  17. V. Swathi, K. Panduga, and G. S. Kumari, “Design of high performance alu using vedic mathematics,” in Journal of Physics: Conference Series, p. 62031, IOP Publishing, 2021.
  18. Y. Zhao, “Discovery of complex numbers,” Highlights in Science, Engineering and Technology, vol. 38, pp. 138– 143, 2023.
  19. R. Jaikumar, P. Poongodi, and R. Lavanya, “Implementation of high speedarithmetic logic using vedic mathematics techniques,”
  20. P. Nautiyal, P. Madduri, and S. Negi, “Implementation of an alu using modified carry select adder for low power and area-efficient applications,” in 2015 International Conference on Computer and Computational Sciences (ICCCS), pp. 22–25, IEEE, 2015.
  21. M. V. Chetan B V, Arpitha H V, “Fpga implementation of alu using vedic mathematics,” IOSR Journal of VLSI and Signal Processing, vol. 6, pp. 8–12, 2016.
  22. G.-M. Tang, P.-Y. Qu, X.-C. Ye, and D.-R. Fan, “Logic design of a 16-bit bit-slice arithmetic logic unit for 32- /64-bit rsfq microprocessors,” IEEE Transactions on Applied Superconductivity, vol. 28, no. 4, pp. 1–5, 2018.
  23. D. S. C. T. B. Yadav, “Implementation of arithmetic logic unit using vedic mathematics,” JETIR, 2019.
  24. S. B. Shirol, S. Ramakrishna, and R. B. Shettar, “A novel design and implementation of 8-bit and 16-bit hybrid alu,” in Intelligent Systems Design and Applications: 18th International Conference on Intelligent Systems Design and Applications (ISDA 2018) held in Vellore, India, December 6-8, 2018, Volume 1, pp. 32–42, Springer, 2020.
  25. J. R. Kumari, Y. Varshitha, C. Gopi, and M. Rakesh, “Design and implementation of alu using ring counters,” in 2023 International Conference on Signal Processing, Computation, Electronics, Power and Telecommunication (IConSCEPT), pp. 1–5, IEEE, 2023.
  26. M. A. Raza, I. Shahzad, H. Anwar, M. A. Qureshi, F. H. Malik, and M. U. A. Khan, “An optimum design and implementation of a 16-bit alu on cadence using risc-v architecture,” in 2023 IEEE International Conference on Emerging Trends in Engineering, Sciences and Technology (ICES&T), pp. 1–5, IEEE, 2023.
  27. G. Surekha, G. Madesh, M. P. Kumar, and H. Sriramoju, “Design and implementation of arithmetic and logic unit (alu),” in 2023 2nd International Conference on Applied Artificial Intelligence and Computing (ICAAIC), pp. 1530–1536, IEEE, 2023.
  28. F. K. Al Assfor, I. S. Al-Furati, and A. T. Rashed, “Vedicbased squarers with high performance,” Indonesian Journal of Electrical Engineering and Informatics (IJEEI), vol. 9, no. 1, pp. 163–172, 2021.
  29. S. Akhter and S. Chaturvedi, “Modified binary multiplier circuit based on vedic mathematics,” in 2019 6th international conference on signal processing and integrated networks (SPIN), pp. 234–237, IEEE, 2019.
  30. P. V. K. Kanth, “Simulation and implementation of vedic multiplier using vhdl,” Department of Electronics & Communication Engineering R.V.R. & J.C. College of Engineering, (Affiliated to Acharya Nagarjuna University) Chandramoulipuram,Chowdavaram GUNTUR – 522019, Andhra Pradesh, INDIA, 2015.