In recent years, symbolic analysis has become a well-established technique in circuit analysis and design. The symbolic expression of network characteristics offers convenience for frequency response analysis, sensitivity computation, and fault diagnosis. The aim of the paper is to present a method for symbolic analysis that depends on the use of the wavelet transform (WT) as a tool to accelerate the solution of the problem as compared with the numerical interpolation method that is based on the use of the fast Fourier transform (FFT).
In recent years, symbolic analysis has become a well-established technique in circuit analysis and design. The symbolic expression of network characteristics offers convenience for frequency response analysis, sensitivity computation, and fault diagnosis. The aim of the paper is to present a method for symbolic analysis that depends on the use of the wavelet transform (WT) as a tool to accelerate the solution of the problem as compared with the numerical interpolation method that is based on the use of the fast Fourier transform (FFT).
The Fast Fourier Transform (FFT) and Inverse FFT(IFFT) are used in most of the digital signal processing applications. Real time implementation of FFT/IFFT is required in many of these applications. In this paper, an FPGA reconfigurable fixed point implementation of FFT/IFFT is presented. A manually VHDL codes are written to model the proposed FFT/IFFT processor. Two CORDIC-based FFT/IFFT processors based on radix-2and radix-4 architecture are designed. They have one butterfly processing unit. An efficient In-place memory assignment and addressing for the shared memory of FFT/IFFT processors are proposed to reduce the complexity of memory scheme. With "in-place" strategy, the outputs of butterfly operation are stored back to the same memory location of the inputs. Because of using DIF FFT, the output was to be in reverse order. To solve this issue, we have re-use the block RAM that used for storing the input sample as reordering unit to reduce hardware cost of the proposed processor. The Spartan-3E FPGA of 500,000 gates is employed to synthesize and implement the proposed architecture. The CORDIC based processors can save 40% of power consumption as compared with Xilinx logic core architectures of system generator.