Cover
Vol. 10 No. 1 (2014)

Published: September 30, 2014

Pages: 24-32

Original Article

Coding-Decoding Ternary Logic

Mrs. Rawnaq A. Habeeb 1
1Electrical Engineering Department/College of Engineering/ Basrah University/Iraq
History
  • Received: July 30, 2014
  • Available Online: September 30, 2014
DOI

https://doi.org/10.37917/ijeee.10.1.3

Abstract

In this paper ternary logic is encoded into binary and certain processes were conducted on binary logic after which the binary is decoded to ternary. General purpose digital devices were used and the circuit is designed back to front starting from ternary logic provided by transistor pairs at output side back to front end. This provided easier design technique in this particular paper. Practical and simulation results are recorded. K eyw ords: Logic, ternary- binary conversion, coding, decoding. تشفير المنطق الثالثي رونق علي حبيب جامعة الب صرة / كلية الهندسة / العراق الخالصة في هذا البحث يتم تشفير المنطق الثالثي الى ثنائي ويتم اجراء بعض العمليات على المنطق الثنائي التي يتم بعدها االعادة الى الشفرة الثالثية . استخدمت النبائط الرقمية لالغراض العامة (general purpose devices) في تصميم الدائرة الذ ي يتم من مرحلة االخراج (output) الى مرحلة االدخال (input) بدءا من المنطق الثالثي باستخدام ازواج الترانزستور في جهة االخراج والعودة الى جهة االدخال . هذا يجعل تقنية التصميم اسهل ( في هذا البحث خاصة ). ولقد تم تسجيل النتائج العملية ونتائج المحاكاة للدائرة العمل . ية اﻟﻤﺠﻠﺔ اﻟﻌﺮاﻗﻴﺔ ﻟﻠﻬﻨﺪﺳﺔ اﻟﻜﻬﺮﺑﺎﺋﻴﺔ واﻻﻟﻜﺘﺮوﻧﻴﺔ Iraq J. Electrical and Electronic Engineering ﻡﺠﻠﺪ 10 ، اﻟﻌﺪد 1 ، 2014 Vol.10 No.1 , 2014 24

Keywords

References

  1. P. C. Balla and A. Antoniou, “Low Power Dissipation MOS Ternary Logic Family,” IEEE Journal of Solid-State Circuits, vol. SC-19, no. 5, pp. 739–749, October 1984.
  2. A. S. Kumar and A. S. Priya, “Minimization of Ternary Combinational Circuits – A Survey,” International Journal of Engineering Science and Technology, vol. 2(8), pp. 3576–3589, 2010.
  3. F. P. Prosser, “CMOS Ternary Logic Circuits,” IEE Proceedings, vol. 137, no. 1, pp. 21–27, February 1990.
  4. A. P. Dhande and V. T. Ingole, “Design of 3-Valued R-S & D Flip-Flops Based on Simple Ternary Gates,” World Academy of Science, Engineering and Technology, vol. 4, pp. 62–65, 2005.
  5. S. Abdollahvand, Shahamatnia, P. Keshavarzian, and K. Navi, “A Novel Design of Ternary Galois Field Based on Carbon Nanotube FETs,” Journal of Applied Sciences, vol. 9, no. 6, pp. 1135–1140, 2009.
  6. B. Parhami and M. McKeown, “Arithmetic with Binary-Encoded Balanced Ternary Numbers,” in Proc. 47th Asilomar Conference on Signals, Systems, and Computers, Pacific Grove, CA, November 2013.
  7. A. P. Dhande, R. C. Jaiswal, and S. S. Dudam, “Ternary Logic Simulator Using VHDL,” 4th International Conference on Sciences of Electronics, Technologies of Information and Telecommunications, Tunisia, March 25–29, 2007, pp. 1–6.