Cover
Vol. 16 No. 2 (2020)

Published: December 31, 2020

Pages: 21-32

Original Article

Nonconventional Diode Clamped Multilevel Inverter with Reduced Number of Switches

Adala O. AbdAli 1 Ali K. Abdulabbas Habeeb J. Nekad
1Electrical Engineering Department, University of Basrah, Basrah, Iraq
History
  • Received: June 2, 2020
  • Revised: July 22, 2020
  • Accepted: July 23, 2020
  • Available Online: July 24, 2020
DOI

https://doi.org/10.37917/ijeee.16.2.2

Abstract

The conventional multilevel inverter (MLI) is divided into three types: diode clamped MLI, cascade H Bridge MLI and flying capacitor MLI. The main disadvantage of these types is the higher required number of components when the number of the levels increases and this results in more switching losses, system higher cost, more complex of control circuit as well as less accuracy. The work in this paper proposes two topologies of nonconventional diode clamping MLI three phase nine levels and eleven levels. The first proposed topology has ten switches and six diodes per phase while the second topology has nine switches and four diodes per phase. The pulse width modulation (PWM) control method is used as a control to gate switches. THD of the two proposed topologies are analyzed and calculated according different values of Modulation index (where the power loss and efficiency are obtained and plotted.

Keywords

References

  1. K. Boora and J. Kumar, “A novel cascade asymmetrical multilevel inverter with reduce number of switches,” IEEE transection on industry applications, vol. 55, no. 6 ,pp.7389-7399, November / December 2019.
  2. A. Chen and X. He, “Research on hybrid-clamped multilevel-inverter topologies,” IEEE Transactions On Industrial Electronics, vol. 53, no. 6,pp. 1898-1907, December 2006.
  3. A. Bendre, G. Venkataramanan, D. Rosene and V. Srinivasan,“ Modeling and design of a neutral-point voltage regulator for a three-level diode-clamped inverter using multiple-carrier modulation,” IEEE Transactions on industrial electronics, vol. 53, no. 3,pp. 718-726, June 2006
  4. N. Susheela, P. Satish Kumar and S.K.Sharma, “Generalized algorithm of reverse mapping based svpwm strategy for diode clamped multilevel inverters,” IEEE Transactions on industrial electronics,TIA2018
  5. S. S. Lee, C. S. Lim and K-B. Lee, “Novel active- neutral-point-clamped inverters with improved voltage- boosting capability,” IEEE Transactions on industrial electronics, TPEL.2019.
  6. J. Zhao, X. He and R. Zhao, “A novel PWM control method for hybrid-clamped multilevel inverters,” IEEE transactions on industrial electronics, vol. 57, no. 7, pp.2365-2373, JULY 2010.
  7. Z. Pan, F. Z. Peng, K. A. Corzine, V. R. Stefanovic, J. M. (Mickey) Leuthen and S. Gataric, “Voltage balancing control of diode-clamped multilevel rectifier/inverter systems,” IEEE Transactions on industry applications, vol. 41, no. 6, pp.1698-1706, November/December 2005.
  8. E.Babaei, S. Alilu, and S.Laali, “A new general topology for cascaded multilevel inverters with reduced number of components based on developed h-bridge, ”IEEE Transactions on industrial electronics, vol. 61, no. 8, pp.3932-3939, August 2014.
  9. J. Huang and K.A. Corzine, “Extended operation of flying capacitor multilevel inverters,” IEEE Transactions on power electronics, vol. 21, no. 1, pp.140-147, January 2006.
  10. A.Nami, F.Zare, A. Ghosh and F.Blaabjerg, “A hybrid cascade converter topology with series-connected symmetrical and asymmetrical diode-clamped h-bridge cells,” IEEE Transactions on power electronics, vol. 26, no. 1, pp.51-65, January 2011.
  11. G. Ceglia, V. Guzmán, C. Sánchez, F. Ibáñez, J. Walter, and M. I. Giménez, “A new simplified multilevel inverter topology for dc–ac conversion,” IEEE Transactions on power electronics, vol. 21, no. 5, pp.1311-1319, September 2006.
  12. G.-J. Su, “Multilevel DC-link inverter,” IEEE Transactions on industry applications, vol. 41, no. 3, pp. 848-854, May/June 2005.
  13. P. Rodriguez, M. D. Bellar, R. S. Mu˜noz-Aguilar, S. Busquets-Monge, and F.Blaabjerg, “Multilevel- clamped multilevel converters (MLC2),” IEEE Transactions on power electronics, vol. 27, no. 3, pp.1055-1060, March 2012.
  14. N. D. Dao, and D-C. Lee, “Operation and control scheme of a five-level hybrid inverter for medium voltage motor drives,” IEEE Transactions on industrial electronics, TPEL.2018.
  15. K.K. Gupta, A. Ranjan, P. Bhatnagar, L. K.Sahu, and Sh. Jain, “Multilevel inverter topologies with reduced device count: a review, ”IEEE Transactions on power electronics, vol. 31, no. 1,pp. 135-151, January 2016
  16. S. F. Kia, H. I. Eini and S.Farhangi , “Increasing the Number of Voltage levels in single-phase Multilevel Converters, ’The 6th International Power Electronics Drive Systems and Technologies Conference (PEDSTC20 15) 3-4 February 2015, Shahi Beheshti University, Tehran, Iran. 2015.
  17. Z. Pan, F. Z. Peng, V. Stefanovic, and M. Leuthen “A diode-clamped multilevel converter with reduced number of clamping diodes,” 2004 .
  18. S. Singhai , A. Pandey and V. Singh, “New topology of asymmetrical multilevel inverter [15/29 level],” International Conference on Current Trends Toward Converging Technologies, Combatore , India. 2017.
  19. S. G. Song, F. S. Kang, and S-J. Park, “Cascade multilevel inverter employing three-phase transformers and single dc input,” IEEE Transactions on industrial electronics, vol. 56, no 6 , pp. 2005-2014, June 2009 .
  20. M. Zolfaghar, E. Najafi, and S. Hasanzadeh, “A modified diode clamped inverter with reduced number of switches,” 2018 9th Annual Power Electronic, Drive System and Technologies Conference (PEDSTC), 2018.
  21. V. Blasko “Analysis of a hybrid PWM based on modified space-vector and triangle-comparison method,” IEEE Transactions on industry applications, vol. 33, no. 3, pp.756-764, May / June 1997.
  22. H.Mondol, S. P. Biswas, K.Hosain, F.Samad, and W. Rahman, “A Novel single phase multilevel inverter topology with reduce number of switching elements and optimum the performance,” International conference on Electrical ,Computer and communications Engineering (ECCE) , 7-9 February, 2019.