Cover
Vol. 9 No. 2 (2013)

Published: December 31, 2013

Pages: 36-48

Original Article

Security Enhancement of Remote FPGA Devices By a Low Cost Embedded Network Processor

Qutaiba I. Ali 1 Sahar Lazim
1Computer Engineering Department/College of Engineering/Mosul University/Iraq
History
  • Received: October 31, 2013
  • Available Online: December 31, 2013
DOI

https://doi.org/10.37917/ijeee.9.2.1

Abstract

The incredible growth of FPGA capabilities in recent years and the new included features have made them more and more attractive for numerous embedded systems. There is however an important shortcoming concerning security of data and design. Data security implies the protection of the FPGA application in the sense that the data inside the circuit and the data transferred to/from the peripheral circuits during the communication are protected. This paper suggests a new method to support the security of any FPGA platform using network processor technology. Low cost IP2022 UBICOM network processor was used as a security shield in front of any FPGA device. It was supplied with the necessary security methods such as AES ciphering engine, SHA-1, HMAC and an embedded firewall to provide confidentiality, integrity, authenticity, and packets filtering features.

Keywords

References

  1. K. Kepa, et al., “Design Assurance Strategy and Toolset for Partially Reconfigurable FPGA Systems”, ACM Transactions on Reconfigurable Technology and Systems, Vol.2, No.3, 2009.
  2. D. Nath, et al., “Customization of Arm Processor in Mixed Signal FPGA”, Research & Technology (IJERT), Vol. 1, Issue 6, Aug. 2012.
  3. Z. Obaid, et al., “FPGA-based of Digital Logic Design using Altera DE2 Board”, Science and Network Security (IJCSNS), Vol. 9, No. 8, July 2009.
  4. Beyrouthy, and L. Fesquet, “An Asynchronous FPGA Block with Its Tech-Mapping Algorithm Dedicated to Security Applications”, Journal of Reconfigurable Computing, Vol. 2013, 2013.
  5. S. Drimer, “Security for volatile FPGAs”, PhD thesis, University of Cambridge, 2009.
  6. D. Merli, et al., “Improving the Quality of Ring Oscillator PUFs on FPGAs”, ACM Transactions on Reconfigurable Technology and Systems, Vol.3, No.2, 2010.
  7. E. Wanderley, et al., “Security and FPGA: Analysis and Trends”, Montpellier Laboratory publications, 2011.
  8. N. Mentens, “Secure Remote Reconfiguration of FPGAs”, Dynamically Reconfigurable Architectures Journal, Katholieke University, Leuven, 11-16 July 2010.
  9. B. Benoˆıt, et al., “Secure FPGA Configuration Architecture Preventing System Downgrade”, IEEE Field Programmable Logic conference, Sep. 2008.
  10. K. Kępa, et al., “SeReCon: a Secure Dynamic Partial Reconfiguration Controller”, IEEE Computer Society Annual Symposium on VLSI, pp. 292297, 2008.
  11. S. Drimer, and M. Kuhn, “A Protocol for Secure Remote Updates of FPGA Configurations”, Computer Laboratory publication, University of Cambridge, 2009.
  12. T. Huffmire, et al., “Security Primitives for Reconfigurable Hardware-based Systems”, ACM Transactions on Reconfigurable Technology and Systems, Vol.3, No.3, 2010.
  13. L. Sauvage, et al., “Exploiting DualOutput Programmable Blocks to Balance Secure Dual-Rail Logics”, Journal of Reconfigurable Computing, 2010.
  14. N. Mentens, et al., “Secure Remote Reconfiguration of FPGAs”, Dagstuhl Seminar Proceedings 10281, Dynamically Reconfigurable Architectures, 2010.
  15. Y. Verbelen, et al., “Implementation of a Server Architecture for Secure Reconfiguration of Embedded Systems”, Journal of Systems and Software (ARPN), Vol. 1, No. 9, Dec. 2011.
  16. L. Gaspar, et al., “Two IP Protection Schemes for Multi-FPGA Systems”, ReConFig Conference, Mexico, 2012.
  17. B. Mathew, and K. Zachariah, “New techniques to Enhance FPGA based System Security”, Journal of Advanced Research in Computer Engineering & Technology, Vol. 1, Issue 5, July 2012.
  18. “IP2022 Wireless Network Processor Features and Performance Optimized for Network Connectivity IP2022 Data Sheet”, UBICOM, Inc., 22 Jan. 2009, Web Site: http//www.ubicom.com.
  19. B. Forouzan, “Data Communication and Networking”, 4th edition, McGRAW HILL, ISBN 978-007125442-7, 2007.
  20. Xilinx Corporation, “The Tagalyzer A JTAG Boundary Scan Debug Tool”, Application Note, XAPP 103(Version 1.1), 1 Mar. 2007.
  21. Xilinx Corporation, “Configuration and Readback of Virtex FPGAs Using JTAG Boundary-Scan”, Application Note: Virtex Series, XAPP139 (v1.7), Feb. 2007.