Cover
Vol. 21 No. 2 (2025)

Published: December 16, 2025

Pages: 88-98

Original Article

Efficient Implementation of Fixed-Point MAC and Multimode MAC Blocks Based on Vedic Mathematic

Fatima Hussein 1 Fatemah AL-Assfor
1Computer Engineering Department, College of Engineering, University of Basrah, Basrah, Iraq
History
  • Received: November 20, 2023
  • Revised: February 8, 2024
  • Accepted: February 16, 2024
  • Available Online: January 19, 2025
DOI

https://doi.org/10.37917/ijeee.21.2.9

Abstract

Recently, the need for high speed multiply-accumulate (MAC) operations is crucial in numerous systems like 5G, deep learning, in addition to many digital signal processing (DSP) applications. This work offers an improved MAC (I-MAC) block of different bit-size based on Vedic Mathematic and employing a hybrid adder consists of an enhanced Brent-Kung with a carry-select adder (HBK-CSLA) to achieve the sum of products for the MAC. The work is then, developed to design a new multimode fixed-point (FX-Pt) MAC block by exploiting the proposed design of the I-MAC architecture. The proposed multimode MAC block supports three modes of operation; single 64-bit MAC operation, dual 32-bit multiplication with 32-bit single addition, and single 32-bit MAC operation. The design has utilized an adjusted architecture for the Vedic-multiplier (Adjusted-VM), a 64-bit HBK-CSLA, and a control circuit to select the desired mode of operation. The performance of the multi-mode MAC is then optimized by exploiting pipelining concept. The proposed architectures are synthesized in various FPGA families utilizing VHDL language in Xilinx ISE14.7 tool. The performance results have exposed that the proposed 64-bit I-MAC block have attained observable lessen 9.767% in delay and area usage of 47.49% compared with the most existing MAC block designs.

Keywords

References

  1. K. Lilly, S. Nagaraj, B. Manvitha, and K. Lekhya, “Analysis of 32-bit multiply and accumulate unit (mac) using vedic multiplier,” in 2020 International Conference on Emerging Trends in Information Technology and Engineering (ic-ETITE), pp. 1–4, IEEE, 2020.
  2. T. Shanmugaraja and N. Kathikeyan, “Power effective multiply accumulation configuration for low power applications using modified parallel prefix adders,” in 2023 International Conference on Applied Intelligence and Sustainable Computing (ICAISC), pp. 1–7, IEEE, 2023.
  3. P. C. Mule and S. Mande, “Design and performance analysis of fpga based dpu using mac unit,” in 2023 IEEE 8th International Conference for Convergence in Technology (I2CT), pp. 1–6, IEEE, 2023.
  4. P. Chintapoodi, R. Thirumuru, A. B. Mohammad, G. Sudhagar, et al., “Efficient re-configurable multiply and accumulate unit for convolutional neural network,” in 2022 International Conference on Recent Trends in Microelectronics, Automation, Computing and Communications Systems (ICMACC), pp. 77–81, IEEE, 2022.
  5. H. O. Ahmed, M. Ghoneima, and M. Dessouky, “Concurrent mac unit design using vhdl for deep learning networks on fpga,” in 2018 IEEE Symposium on Computer Applications and Industrial Electronics (ISCAIE), pp. 31–36, IEEE, 2018.
  6. M. Yuvaraj, B. J. Kailath, and N. Bhaskhar, “Design of optimized mac unit using integrated vedic multiplier,” in 2017 International conference on Microelectronic Devices, Circuits and Systems (ICMDCS), pp. 1–6, IEEE, 2017.
  7. K. J. Ramesh et al., “A review: Multiply and accumulate architectures for digital signal processing and digital image processing,” Turkish Journal of Computer and Mathematics Education (TURCOMAT), vol. 12, no. 12, pp. 3797–3804, 2021.
  8. H. Rakesh and G. Sunitha, “Design and implementation of novel 32-bit mac unit for dsp applications,” in 2020 International Conference for Emerging Technology (INCET), pp. 1–6, IEEE, 2020.
  9. A. Chhabra and J. Dhanoa, “A design approach for mac unit using vedic multiplier,” in 2020 5th IEEE International Conference on Recent Advances and Innovations in Engineering (ICRAIE), pp. 1–5, IEEE, 2020.
  10. P. Sairam, K. Manikumar, Y. S. Reddy, B. U. Narayana, and K. Gowreesrinivas, “Fpga implementation of area efficient 16-bit vedic multiplier using higher order compressors,” in 2023 IEEE Devices for Integrated Circuit (DevIC), pp. 404–407, IEEE, 2023.
  11. A. Verma, A. Khan, and S.Wairya, “Design and analysis of efficient vedic multiplier for fast computing applications,” International Journal of Computing and Digital Systems, vol. 13, no. 1, pp. 190–201, 2023.
  12. Y. Bansal and C. Madhu, “A novel high-speed approach for 16×16 vedic multiplication with compressor adders,” Computers and Electrical Engineering, vol. 49, pp. 39– 49, 2016.
  13. V. Kapse, A. Jain, and M. Pattanaik, “Design of an area efficient and low power mac unit,” in Smart Trends in Information Technology and Computer Communications: First International Conference, SmartCom 2016, Jaipur, India, August 6–7, 2016, Revised Selected Papers 1, pp. 276–284, Springer, 2016.
  14. B. V. R. M. Sirisha, Dr. K. V. Rama Rao, “A novel fpga based mac unit design using reversible logic gate approach,” World Journal of Engineering Research and Technology WJERT, vol. 6, pp. 276–283, 2020.
  15. N. K. V, “Performance analysis of mac unit using booth, wallace tree, array and vedic multipliers,” International Journal of Engineering Research and Technology (IJERT), vol. 9, pp. 497–504, 2020.
  16. M. Ramprasad and P. Kodavanti, “Design of high speed and area efficient 16 bit mac architecture using hybrid adders for sustainable application,” Journal of Green Engineering, vol. 10, pp. 11809–11818, 2020.
  17. D. S. Manikanta, K. S. S. Ramakrishna, M. Giridhar, N. Avinash, T. Srujan, et al., “Hardware realization of low power and area efficient vedic mac in dsp filters,” in 2021 5th International Conference on Trends in Electronics and Informatics (ICOEI), pp. 46–50, IEEE, 2021.
  18. M. N. M. S. N. Suma Nair, K. Sai Naveen, “Design of vedic mathematics based on mac unit for power optimization,” in International Journal of Research in Engineering and Science (IJRES), pp. 284–289, IEEE, 2022.
  19. A. Bhadra and S. Samui, “Design and analysis of highthroughput two-cycle multiply-accumulate (mac) architectures for fixed-point arithmetic,” in 2022 IEEE Calcutta Conference (CALCON), pp. 267–272, IEEE, 2022.
  20. b. Mangapathi Vinitha, “Fpga implementation of multiplier-accumulator unit using vedic multipliers and reversible gates,” in Journal of Xi’an Shiyou University, Natural Science Edition, pp. 1869–1877, IEEE, 2023.
  21. Y. J. M. Shirur, “Distributed arithmetic mechanization of multiply and accumulate core for dsp applications,” Journal of Survey in Fisheries Sciences, vol. 10, no. 2S, pp. 595–603, 2023.
  22. F. K. Al Assfor, I. S. Al-Furati, and A. T. Rashed, “Vedicbased squarers with high performance,” Indonesian Journal of Electrical Engineering and Informatics (IJEEI), vol. 9, no. 1, pp. 163–172, 2021.
  23. V. Bianchi and I. De Munari, “A modular vedic multiplier architecture for model-based design and deployment on fpga platforms,” Microprocessors and Microsystems, vol. 76, p. 103106, 2020.
  24. R. Dr.S.K.Oza, “8x8 vedic multiplier using reversible logic gate,” Ann. For. Res, vol. 66, no. 1, pp. 3267–3277, 2023.
  25. S. N. Gadakh and A. Khade, “Design and optimization of 16× 16 bit multiplier using vedic mathematics,” in 2016 International Conference on Automatic Control and Dynamic Optimization Techniques (ICACDOT), pp. 460–464, IEEE, 2016.
  26. S. Akhter and S. Chaturvedi, “Modified binary multiplier circuit based on vedic mathematics,” in 2019 6th international conference on signal processing and integrated networks (SPIN), pp. 234–237, IEEE, 2019.
  27. H. G. A. M. A. V. V. Pradeepa S C, Gowri G Bennur, “Design and vlsi implementation of vedic multiplier using 45nm technology,” in International Journal for Research in Applied Science and Engineering Technology (IJRASET), pp. 964—-968, IEEE, 2023.
  28. M. A. I. Korupoju Vikas, “Vlsi implementation of highperformance partial product reduction vedic mac,” in INTERNATIONAL JOURNAL OF CREATIVE RESEARCH THOUGHTS (IJCRT), pp. 571–576, IEEE, 2022.
  29. D. Yaswanth, S. Nagaraj, and R. V. Vijeth, “Design and analysis of high speed and low area vedic multiplier using carry select adder,” in 2020 International Conference on Emerging Trends in Information Technology and Engineering (ic-ETITE), pp. 1–5, IEEE, 2020.
  30. M. B. Murugesh, S. Nagaraj, J. Jayasree, and G. V. K. Reddy, “Modified high speed 32-bit vedic multiplier design and implementation,” in 2020 International Conference on Electronics and Sustainable Communication Systems (ICESC), pp. 929–932, IEEE, 2020.
  31. K. Rajesh and G. U. Reddy, “Fpga implementation of multiplier-accumulator unit using vedic multiplier and reversible gates,” in 2019 Third International Conference on Inventive Systems and Control (ICISC), pp. 467– 471, IEEE, 2019.