Cover
Vol. 3 No. 1 (2007)

Published: April 30, 2007

Pages: 21-32

Original Article

Optical Parallel Quaternary Signed Digit Multiplier For Large Scale Two-Dimensional Array Using Digit-Decomposition Plane Representation

Alaa A. W. Al-Saffar 1
1Basrah Technical Institute, Department of Electronics, Basrah-Iraq
History
  • Received: February 28, 2007
  • Available Online: April 30, 2007
DOI

https://doi.org/10.37917/ijeee.3.1.2

Abstract

An optical parallel quaternary signed digit (QSD) two-dimensional array multiplier based on digit-decomposition (DDP) representation and duplication-shifting-superimposing algorithm is proposed in this paper. The multiplication operation is done in three steps; one for partial products generation and the other two steps perform accumulation to find the DDP planes of the final result array. QSD multiplication and addition rules are used to obtain a newly derived equations which are suitable for easy optical implementation using basic optical tools. Finally, simulation results are presented to validate the successful of the multiplication operation.

Keywords

References

  1. A. S. Awwal and K. M. Iftekharuddin," Graphical Approach for Multiple Valued Logic Minimization," Opt.Eng., Vol.38, No.3, pp.462-467, March 1999.
  2. B. G. Boone," Signal Processing Using Optics," Oxford University Press, 1998.
  3. S. Kawaai, Y. Tashiro, H. Ichinose, and K.Kasahara," Cascade-Connective Optical Parallel Logic Processor," App. Opt., Vol. 31, No.2, pp. 178-185, Jan, 1992.
  4. S. Zhang and M. A. Karim," Optical," Symmetrically Recoded Quaternary Signed-Digit Arithmetic Using Arithmetic Processing Using Improved Redundant Binary Algorithm," Opt.Eng., Vol.38, No.3, pp.415-421, March 1999.
  5. A. K. Cherri," Signed-Digit Arithmetic for Optical Computing: Digit Groping and Pixel Assignment for Spatial Coding," Opt.Eng., Vol.38, No.3, pp.422-431, March 1999.
  6. M. S. Alam, A. K. Cherri, and A. Chatterjeaa Shared Content- Addressable Memory," Opt.Eng., Vol.35, No.4, pp.1141-1149, Apr. 1996.
  7. S. Zhang and M. A. Karim," Programmable Modified Signed-Digit Addition Module Based on Binary Logic Gates," Opt. Eng., Vol.38, No.3, pp.456-461, March 1999.
  8. H. Huang, M. Itoh, and T. Yatagai," Optical Scalable Parallel Modified Signed-Digit Algorithms for Large Scale Array Addition and Multiplication Using Digit- Decomposition-Plane Representation," Opt.Eng., Vol.38, No.3, pp.432-440, March 1999.
  9. F. Ahmmed, A. S. Awwal, and G. J. Power," Synthetic Correlation Modified Signed-Digit Processing," Opt.Eng., Vol.38, No.3, pp.449-455, March 1999.
  10. A. K. Cherri and M. S. Alam," Parallel Computation of Complex Elementary Functions Using Quaternary Signed-Digit Arithmetic," Opt.Laser Technol., Vol.6, pp.391-399, 2000.
  11. H. Huang, M. Ithon, T. Yatagai, and L. Liu," Classified One-Step Modified Signed-Digit Arithmetic and Its Optical Implementation," Opt.Eng., Vol.35, No.4, pp.1134-1140, Apr. 1996.
  12. H. Huang, M. Itoh, T. Yatagai, and L. Liu" Classified One-Step Modified Signed-Digit Arithmetic and its Optical Implementation," Opt. Eng., Vol.35, No.4, pp.1134-1140, April, 1996.
  13. A. K. Cherri, M. S. Alam, and A. A. S. Awwal," Optoelectronic Symbolic Substitution Based Conical Modified Signed-Digit Arithmetic," Opt. Laser Technol., Vol.29, pp. 151-157, 1997.
  14. H. Abdeldayem, "Looking for Speed: Go Optical Ultra-Fast Photonic Logic Gates For the Future Optical Communication and Computing," NASA-Goddard Space Flight Center, Code 554, Greenbelt, MD 20771, 2003.
  15. N. Savage," SLMs Enter Fields from Photolithography to Optical Computing," Oemagazine.com/from the magazine/mar03/prodtrends.html, 2003.