M. Al-Yoonus and D. S. Al-Kazzaz, “FPGA-Based Implementation of a Basic Background Subtraction Algorithm for Real-Time Application”, IJEEE, vol. 21, no. 2, pp. 119–128, Jan. 2025, doi: 10.37917/ijeee.21.2.12.