1.
Al-Yoonus M, Al-Kazzaz DS. FPGA-Based Implementation of a Basic Background Subtraction Algorithm for Real-Time Application. IJEEE. 2025;21(2):119-128. doi:10.37917/ijeee.21.2.12