Control of ZCZVT Commutation Cell Inverter

Rabee' Hashim Thejel Department of Electrical Engineering-College of EngineeringUniversity of Basrah

Abstract

This paper proposes a new control circuit to control the switching of the main switches of the used Zero Current Zero Voltage Transition (ZCZVT) inverter to ensure Zero Current and Zero Voltage Switching (ZCZVS). The reverse recovery losses of the main diodes are minimized and the auxiliary switches of the commutation cell are turned on at Zero Current Switching (ZCS) and off at ZCZVS. The commutation losses are practically reduced to zero due to ZCS. Sinusoidal Pulse Width Modulation (SPWM) is used to perform the switching of the power semiconductor devices and to control the output voltage value. MATLAB software is used to simulate the inverter circuit. Simulation results are presented to demonstrate the feasibility of the proposed control circuit.

السيطرة على مبدل ذو خلية اطفاء نوع ZCZVT . ربيع هاشم لجيل / نسم اغداسة الكهربائية "كلية الهندسة " حامعة البصرة

الخلاصية

يعرض هذا البحث دائرة سبطرة جديدة للسيخرة على قدح المفاتيح الرئيسة للمبدل نوع (ZCZVT) المستخدم لضمان حصول القدح تحند تبدار وهوانيسة مساويان للصغر (ZCZVS). مفقودات الاسترداد العكسي للتناتيات الرئيسة نم خفضها والفاتيح الناوية الخلية الإطفاء يتم تشغيلها عند نيسار مسساوي للصغر (ZCZVS) وإطفائها عند تيار وقولتية مساويان للصغر (ZCZVS). مفقودات الإطفاء انخفصت عمليا بسبب الإطفاء عند تيسار مسساوي للصدغرا استعمال مراجميات استعمال عربي البعث المغلي (SPWM) لاحراء عملية قدح المفاتيح والسنحكم بقيمسة قولتيسة الاحسراج تم استعمال مراجميسات MATLAB لتمثيل دائرة السنارية المستوضة فالمقترحة

1.Introduction

With the growing development of power devices technology, switching mode power conversion moves toward high frequency operation. For inverters, the operation at high frequency is required to reduce the audible noise, the volume and weight of filters, as well as to improve output voltage quality[1,2,3].

Several previous publications have resorted to hard switching techniques for inverters[4,5]. These techniques suffer from high switching stresses produce by the overlapping of voltage and current result in high switching losses. Whereas, soft switching commutation of power semiconductor

devices aims to reduce the switching losses, enables high frequency operation and achieving high power density[2]. Some efforts have been made to reach these aims and various topologies were proposed to achieve soft switching in voltage source inverters[1,2,3,6,7,8].

The quasi-parallel resonant DC link inverter was proposed to perform the conversion to achieve the soft switching action. In this inverter, the voltage stresses of the inverter switches can be clamped to the value of the voltage source due to the action of soft switching. By the adjustment of the on/off instants of the switching devices and the adequate choice of the related components, the system can

have no snubber and operate in high frequency[6].

A regenerative passive snubber circuit for pulse width modulation inverters to achieve soft switching purposes with significant cost and reliability penalties was presented. This passive soft-switching snubber employs a diode/capacitor snubber circuit for each switching device in an inverter to provide low dv/dt and low switching losses to the device[8].

A new ZCZVT commutation cell for PWM DC-AC converters was proposed[2]. The used commutation cell allows the main switches to be turned on and off at zero current and zero voltage (ZCZVS). The auxiliary switches are turned on at ZCS and off at ZCZVS.

In the Present work a new control circuit is proposed to control this circuit This jnverter. ZCZYT combines the goals of soft switching commutation for all active switches and sinusoidal pulse width modulation (SPWM) strategy to control the AC output voltage. The use of SPWM strategy is very effective in keeping the generated harmonics beyond the of the system being bandwidth therefore activated and harmonies do no dissipate power[9]. The important feature of the present control circuit among the previously mentioned methods that it exactly detects the correct period of soft switching of the active switches through continuosly monitoring the switch-shunting diode current signal.

2. Principles of Operation

The overall inverter circuit is simulated using MATLAB simulink computer software.

2.1 The ZCZVT SPWM Full-Bridge Inverter

ZCZVT the shows Fig.1 SPWM full-bridge inverter. It differs from a hard-switching SPWM fullbridge inverter by the presence of an additional shunt resonant network composed of two resonant capacitors CRI and CR2, two resonant inductors LR1 and LR2, and two bi-directional auxiliary switches SA1-DA1 and SA2-Bipolar Gate Insulated $\mathbf{D}_{\mathbf{A2}}$. Transistors (IGBTs) are used for the main and auxiliary switching devices.

There are sixteen operation stages during one switching cycle[2]. The proper switching of the auxiliary switches allows the main switches commutations to happen simultaneously with zero voltage and zero current

Semiconductor switching devices S₁ and S₄ of the main circuit and S_{A1} of the auxiliary circuit are controlled through the positive half cycle. While, S₂ and S₃ of the main circuit and S_{A2} of the auxiliary circuit during the negative half cycle.

2.2 Inverter Control Circuit

The block diagram of the proposed circuit is shown in Fig.2.

This circuit composed of

- 1. Sinusoidal pulse width modulation circuit.
- 2. Primary switching-pulses generator.
- 3. Current signal-to-pulses conversion circuit.
- 4. Final ZCZVS shaping circuit.




Fig.1 ZCZVT SPWM full-bridge inverter.

2.2.1 Sinusoidal Pulse Width Modulation (SPWM) Circuit

Sinusoidal PWM techniques are one of the most popular modulation methods in industrial applications. This method involves a comparison of the reference input, which is basically is a sinusoidal waveform with Vs amplitude, against a waveform carrier triangular detection of cross over instances determine switching events. shows the parts of this circuit. The voltage-controlled oscillator (VCO) generates sinusoidal voltage with Fs frequency and unity voltage amplitude. The triangular generator generates triangular voltage with F, frequency and V, voltage amplitude. Fig.4 shows the generation of the SPWM pulses. In this figure, the pulses SPWMP are used to generate the inverter firing pulses during the inverter positive half cycle operation, while SPWMN are during the negative half cycle.




Fig.2 The proposed control circuit.




Fig.3 Sinusoidal pulse width modulation circuit.




Fig.4 Generation of SPWM pulses

2.2.2 Primary Switching-Pulses Generator Circuit

This circuit consists of two identical parts. One works during the inverter positive half cycle while the other during the negative half cycle. The first part, shown in Fig.5, treats the pulses formed by the SPWM circuit (SPWMP pulses) to generate the switching pulses of the main and auxiliary switches as a primary stage as illustrated in Fig.6.

These primary pulses are G14i, GSA1P, and GSA1N. Where,

G14i is the primary switching pulses of the main switches S_1 and S_4 .

GSA1P is the primary switching pulses of the auxiliary switch S_{A1} which will initiate the soft on operation of the main switches S_1 and S_4 .

GSA1N is the primary switching pulses of the auxiliary switch S_{A1} which will initiate the soft commutation of the main switches S_1 and S_4 .

2.2.3 Current-to-Pulses Conversion Circuit

This circuit converts part of the negative portion of the anti-parallel switching transistor-diode current signal, the shunting diode current signal, to pulses for all power

semiconductor switching-devices. This circuit consists of four identical parts to perform the conversion for I_{LR1}, I_{LR2}, I_{SD1}, and I_{SD2} currents. One of these parts is illustrated in Fig.7. The operation of this circuit is shown in Fig.8.

2.2.4 Final ZCZVS shaping Circuit

This circuit consists of four parts. Two identical parts are used to formulate the final switching pulses for S_{A1} and S_{A2} auxiliary switching devices. Another two identical parts are used to formulate the final ZCZV switching pulses, one for S_1 and S_4 and the other for S_2 and S_3




Fig.5 Primary switching-pulses generator circuit




Fig.6 Primary switching-pulses.




Fig.7 Current-to-pulses conversion circuit

The first part, which generates the firing pulses of the auxiliary switch

S_{A1}, is shown in Fig.9. This circuit logically treats the pulses ILR1P, GSA1P, and GSA1N to generate GSA1 pulses. These logical treatments can be summarized as follows:

Ao=GSA1N+ILRIP(1)

Bo=G\$A1P+ILR1P(2)

A1-GSA1P Ao(3)

B1=GSA1N → Bo(4)

GSA1=A1.GSA1P⊕ B1.GSA1N ...(5)




Fig.8 Conversion of diode current to pulse.




Fig.9 SA1's firing pulses generator circuit.

It is clear from Eq.(3) that A1 is the complement of GSA1P. This complement becomes available only under the negative edge trigger of A0 pulse. Fig.10 shows the generation of these pulses. This figure proves clearly that the auxiliary switch S_{A1} is turned on at ZC and off at ZCZV, i.e., during the conduction of S_{A1} shunting diode. Similar circuit is used to switch S_{A2} The third part, shown in Fig.11, is used to control S₁ and S₄ switching. The pulses ISD1P, G14i, GSA1P, and

GSA1N are logically treated to formulate the final pulses for GSA1 pulses, these logical treatments can be given as:

Co=G14i,GSA1N+ISD1P,GSA1P

of the main switches S₁ and S₄. Also,

as done Do=ISD1P.GSA1N+G\$A1P ...(7)

C1=GSAIP Co(8)

D1=GSA1N Do(9) G14=(G14i+C1).(GSA1P+D1)

hn the generation of G14 pulses, ZCZV switching is completely satisfied during on and off conditions of the switches (see Fig.12). Similar procedures are carried out for the main switches S₂, S₃.




Fig.10 Generation of GSA1 pulses




Fig.11 Main switches S₁ and S₄ firingsignals generator

Table.1	Com	nonents	and	parameters	of	the	used	inverter.
TWO:C-I				·				

Component and parameters	Parameter				
Input voltage (E)	200 V				
Output power (Po)	1000 W				
Output voltage (V _o)	110 Vrms.				
L _{R1} and L _{R2}	2.4 µH				
C _{R1} and C _{R2}	34.7 nF				
L (output filter)	2 mH				
C (output filter)	100 μF				
Load (R)	- 12Ω				
Output frequency (F _s)	50 Hz				
Switching frequency (F.)	30 KHz				

3. Simulation Results and Observations

The complete proposed inverter circuit is shown in Fig.13. This circuit has been implemented using MATLAB computer software. The components and parameters used are summarized in Table-1. The parameters of the commutation cell (L_{R1}, L_{R2}, C_{R1}, and C_{R2}) are calcultated using the following equations[1,2]

$$\omega I_o = \frac{\sqrt{2}P_o}{V_o} (1 + \Delta I) \qquad \dots (11)$$

$$Z_o = \frac{E}{\sqrt{2Kl_o}} \qquad \dots (12)$$

$$\frac{\frac{di}{dt}\sqrt{2}Sin^{-1}(1/2k)}{I_{o}}$$
(13)

$$L_{R1}=L_{R2}=Z_0/\omega$$
(14)

$$C_{R1} = C_{R2} = 1/(Z_0 \omega)$$
(15)

Where:

Io=The output peak current.

Al=The output current ripple, it is taken to he 20%.

Zo=The characteristic impedance

S₁ and S₄ occurs truly without losses, i.e., with ZCZVS. In this figure, IS1 is the

current through switch S1, ID1 is the D1 current, and VS1 is the voltage across switch S₁. Fig.15 shows that the auxiliary switch SAI is turned on at ZCS and turned off at ZCZVS. Similar results can be obtained during the negative half cycle. Fig.16 shows the output voltage of the inverter after the LC filter. The output voltage distortion can be minimized by using modified PWM (SPWM) with a closed loop operation. Fig.17 shows the variation of the output voltage of the inverter with the variation of the sinusoidal voltage amplitude (Vs) of the used SPWM. This figure proves that the inverter output voltage can be controlled successfully through Vs adjustment.

4. Conclusions

A new control circuit for a ZCZVT fullbridge SPWM inverter has been proposed in this paper. The simulation results presented verify the validity of this scheme. These results show that the theoretical goals of ZCZVS for the main switches and ZCS at on states and ZCZVS at off states for the suxiliary switches are proved. This means that there is no voltage and current stresses on the power semiconductor devices and the commutation losses are reduced to minimum.

References

1

į į

 $\tau T_{-1} \tau_{-1}$

- I. This circuit can be used in a closed loop operation for output voltage control and distortion minimizationY. Li and F. C. Lee,"A Comparative Study of a Family of Zero-Current-Transition Schemes for Three-Phase Inverter Applications", IEEE Applied Power Electronics Conference, 2001, PP.1158-1164.
- 2. C. M. O. Stein, H. L. Hey, H. Pinheiro, and H. A. Grunding, "A New ZCZVT Commutation Cell for PWM DC-AC Converters", IEEE Trans. on Power Electronics, Vol.19, No.2, March 2004, PP.396-403.
- 3. K. M. Smith and K. M. Smedley," A Comparison of Voltage-Mode Soft-Switching Methods for PWM Converters", IEEE Trans. on Power Electronics, Vol.12, No.2, March 1997, PP.376-386.
- 4. M. I. Jahrneerbacus, M. K. Oolun, and K. M. S. Soyjaudah, "A Dual-Stage PWM DC to AC Inverter with Reduced Harmonic Distortion and Switching Losses", Science and Technology-Research Journal, University of Mauritius, Reduit, Mauitius, Vol.5, 2000.

1.4

- 5. P. T. Krein and S. Balog,"High Frequency Link Inverter for Fuel Cells Based on Multiple-Carrier PWM", IEEE Trans. On Power Electronics, Vol.19, No.5, September 2004, PP.1279-1288.
- 6. Y. T. Chen," A New Quasi-Parallel Resonant DC Link for Soft-Switching PWM Inverters", IEEE Transactions on Power Electronics, Vol.13, No.3, May 1998, PP.427-435.
- 7. A. Cheriti, K. Al-Haddad, L. D. Dessaint, T. A. Meynard, and D. Mukhedkor," A Rugged Soft Commutated PWM Inverter For DC Drives", IEEE Trans. on Power Electronics, Vol.7, No.2, April 1992, PP.385-392.
- 8. F. Z. Peng, G. J. Su, and L. M. Tolbert," A Passive Soft-Switching Snubber for PWM inverters", IEEE Trans. on Power Electronics, Vol.19, No.2, March 2004, PP.363-370.
- 9. J. N. Chiasson, L. M. Tolbert, K. J. McKenzie, and Z. Du," A Complete Solution to the Harmonics Elimination Problem", IEEE Trans. on Power Electronics, Vol.19, No.2, March 2004, PP.491-499.
 - 10. M. M. Jovanovic and Y. Jang,"A Novel Active Snubber for High-Power Boost Converters", IEEE Trans. on Power Electronics, Vol.15, No.2, 2000, PP.278-284.

4990




Fig. 13 Complete inverter circuit.





Fig. 14 Operation of main switch S₁.






Fig. 15 Operation of auxiliary switch SA1.




Fig. 17 Variation of output voltage with V_s.