Received: 1 April 2015	
DOI: 10.37917/ijeee.11.1.	9

Revised: 5 May 2015

Iraqi Journal for Electrical and Electronic Engineering Original Article



Control Strategy for Three-Phase PWM Boost Rectifier Operating Under Different SupplyVoltage Conditions

Asst.Prof.Dr. Turki Kahawish Hassan Department of Electrical Engineering University of AL-Mustansiriya Baghdad, Iraq eng.turkik hasan@uomustansiriyah.edu.i Muntadher Kadhem Abdullah Department of Electrical Engineering University of AL-Mustansiriya Baghdad, Iraq montadherkadhemm@gmail.com

Abstract: In this paper, a proposed control strategy is presented to improve the performance of the pulse width modulation (PWM) boost type rectifier when operating under different supply voltage conditions (balanced, unbalanced, and distorted three-phase supply voltages). The proposed control strategy is divided into two parts, the first part is voltage controller and the second part is current controller. In the voltage controller, Repetitive Controller (RC) is used to reduce the even order harmonics in the regulated output dc voltage so small output capacitor (filter) is used instead of large capacitor. RC also reduces the even order harmonics which appear in the reflected dc current (I_{MAX}) , this leads to reduce the odd order harmonics which appear in the input currents. While in the current controller, Enhanced Phase Locked Loop (EPLL) technique is used to obtain sinusoidal and balanced three phases, to construct the reference currents, which are in phase with the fundamental supply voltages. Therefore, the supply-side power factor is kept close to unity. A proportional controller is used to give excellent tracking between the line and the reference currents. The complete system with the proposed control strategy are simulated using Matlab/Simulink. The results for the complete system using repetitive voltage controller are obtained and compared to the results of the system with the conventional voltage controller (Proportional-Integral (PI) controller connected in series with a Low Pass Filter (LPF)). The results with the repetitive controller show better response and stable operation in the steady state under different input voltage conditions, as well as in the transient response under changing the load condition.

Index Terms—Enhanced Phase Locked Loop,Repetitive Controller,Three-Phase PWM Boost Rectifier, Proportional-Integral controller.

I. INTRODUCTION

The boost type PWM rectifier has been increasingly employed in recent years since it offers the possibility of a low distortion line current withnear unity power factor for any load condition. Another advantage over traditional phase-controlled thyristor rectifiers is its capability for nearly instantaneous reversal of power flow. Unfortunately, the features of the PWM boost type rectifier are fully realized only when the supply three phase input voltages are balanced. It has been shown that unbalanced input voltages cause an abnormal second order harmonic at the dc output voltage, which reflects back to the input causing third-order harmonic current to flow. Next, the third-order harmonic current causes a fourth-order harmonic voltage on the dc bus, and so on. This results in the appearance of even harmonics at the dc output and odd harmonics in the input currents. An attempt was made to reduce low order harmonics at the input and the output of the PWM Boost Type Rectifier under unbalance input voltages [1]. The authors in [2] used two synchronous reference frames: a positivesequence regulated current by а

proportional integral (PI) controller in a positive synchronous reference frame (SRF), and a negative sequence current regulated by a PI controller in a negative SRF. In [3], a new control scheme is proposed to minimize harmonic distortions of the input current and dc-link voltage in the converter. A hybrid digital repetitive current controller (RC) is used to minimize the line-side current harmonics and the dc link voltage harmonics under the distorted and unbalanced operating conditions [4]. But these strategies require a series of frame transformation and calculation which increase the complexity of implementation. New control method for input-output harmonic elimination of the pulse width modulation(PWM) boost-type rectifier conditions both under of unbalancedinput voltages and unbalanced input impedances is presented in [5]. But in this method, hysteresis current controllers are used to regulate the actual three-phase these controllers produce currents. drawbacks such as a variable switching frequency and an irregularity of the position of modulation pulses. These drawbacks provide high current ripples, acoustic noise, and difficulty in designing of input filter.

In [6], a new method for control of PWM rectifiers is presented. This method is classified in Direct Power Control (DPC) group among different control methods for PWM rectifiers which uses Model Predictive Control (MPC) and SVM. The method also usesVirtual Flux (VF) vector of the input voltage, which improves the performance of the rectifier under harmonic conditions of the networks, the method has several advantages: simple, it uses constant switching frequency, and excellent step response. Alsothis method has some disadvantages: the unbalanced condition at the input voltages is not discussed, only balanced and 5% level of 5th order harmonic distortion was discussed. This level of distortion is very low compared to the level used in this

paper. Another disadvantage inthis method is that it uses large input inductances as well as large output capacitor.

In this paper, the proposed method can be divided into two parts; the first part is voltage controller (Repetitive Controller) to produce the magnitude of the reference currents (I_{MAX}) without even order harmonics. The second part is current controller (Enhanced phase locked loops are used) to produce pure and balanced sine waves, these sine waves multiplied by the output of the voltage controller (I_{MAX}) to obtain sinusoidal reference currents. Finally proportional controllers are used to force the line currents to follow these sinusoidal references.

II. MODELING OF THREE-PHASE PWM BOOST RECTIFIER UNDER BALANCED INPUT VOLTAGE CONDITION

The main circuit of the three phases PWM ac to dc converter is shown in Figure1. Three-phase line voltages and the balanced input line currents are:

 $e_1 = E_m \sin(\omega t)$ (1a)

 $e_2 = E_m \sin(\omega t - 120) \tag{1b}$

 $e_3 = E_m \sin(\omega t + 120) \tag{1c}$

Assume unity power factor

 $i_1 = I_m \sin(\omega t)$ (2a)

$$i_2 = I_m \sin(\omega t - 120)$$
 (2b)

$$i_3 = I_m \sin(\omega t + 120) \tag{2c}$$

Where E_m (I_m) and ω are amplitude of the phase voltage (current) and angular frequency, respectively. For phase 1: [7]

$$L \frac{di_1}{dt} + R_L i_1 = V_{AD} = e_1 - (V_{DN} + V_{NO}) \quad (3)$$

When switch S_1 is ON and switch S_1' is OFF, the switching functionis:

$$d_1=1$$
 and $d_1=0$

$$V_{\rm DN} = i_1 R_{\rm S} + V_{\rm o} \tag{4}$$

Where R_S is equivalent resistance of a switching device. When switch S_1' is ON, the switching function is:

$$d_1=0$$
 and $d_1=1$ and $V_{DN}=i_1R_S$ (5)

Therefore, equation (3) becomes:

$$L \frac{di_{1}}{dt} + R_{L} i_{1} = e_{1} - [(i_{1}R_{S} + V_{o}) d_{1} + (i_{1}R_{S}) d_{1}' + V_{NO}]$$
(6)

Because either S_1 or S_1' is conducting and only one of them is allowed to conduct in any moment, i.e. :

$$d_{1} + d_{1} = 1 \text{ so}$$

$$L \frac{di_{1}}{dt} + R_{L} i_{1} = e_{1} - [i_{1}R_{S} d_{1} + V_{o} d_{1} + i_{1}R_{S} d_{1}' + V_{NO}]$$
(7)

$$L \frac{di_{1}}{dt} + R_{L} i_{1} = e_{1} - [i_{1} R_{S} (d_{1} + d_{1}') + V_{o} d_{1} + V_{NO}]$$
(8)

$$L \frac{di_1}{dt} + R_L i_1 + R_S i_1 = e_1 - [V_o d_1 + V_{NO}] \quad (9)$$

$$L \frac{di_1}{dt} + R i_1 = e_1 - [V_0 d_1 + V_{NO}]$$
(10)

Where $R=R_L+R_S$, the total series resistance in one phase. Similarly, for phase 2 and 3: [7]

$$L \frac{di_2}{dt} + R i_2 = e_2 - [V_0 d_2 + V_{NO}]$$
(11)

$$L \frac{di_3}{dt} + R i_3 = e_3 - [V_0 d_3 + V_{NO}]$$
(12)

For a three-phase system without neutral line,

$$i_1 + i_2 + i_3 = 0$$
 (13)

The sum of three phase supply is

$$e_1 + e_2 + e_3 = 0 \tag{14}$$

The voltage V_{NO} can be obtained by addingequations (10),(11),and(12)

$$L\frac{di_{1}}{dt}+L\frac{di_{2}}{dt}+L\frac{di_{3}}{dt}+R(i_{1}+i_{2}+i_{3})=e_{1}+e_{2}+e_{3}-V_{o}*$$

$$(d_{1}+d_{2}+d_{3})+3V_{NO}$$
(15)

$$(u_1 + u_2 + u_3) + 3 \vee_{NO}$$
 (

 $0 = V_o(d_1 + d_2 + d_3) + 3V_{NO}$

$$V_{\rm NO} = \frac{-1}{3} V_0 \sum_{k=1}^3 d_k$$
 (16)

Substitute equation (16) in equations (10), (11), and (12), the result will be

$$L \frac{di_1}{dt} + R i_1 = e_1 - u_{s1}$$
 (17)

$$L \frac{di_2}{dt} + R i_2 = e_2 - u_{s2}$$
(18)

$$L \frac{di_3}{dt} + R i_3 = e_3 - u_{s3}$$
(19)

Where

$$u_{s1} = V_o \left(\frac{2d_1 - (d_2 + d_3)}{3} \right)$$
(20)

$$u_{s2} = V_o \left(\frac{2d_2 - (d_1 + d_3)}{3} \right)$$
(21)

$$u_{s3} = V_o \left(\frac{2d_3 - (d_1 + d_2)}{3} \right)$$
(22)

In the Figure1, the input line current for each phase is multiplied by switching function, then adding them to result output current i_{dc} , i.e:

$$i_{dc} = i_1 d_1 + i_2 d_2 + i_3 d_3$$

According to Figure 1, the output current i_{dc} is equal to:

$$\mathbf{i}_{dc} = \mathbf{i}_c + \mathbf{I}_o \tag{23}$$

Where $i_c \left(C\frac{dV_o}{dt}\right)$ is the current of the output capacitor while I_o is the dc load current $\left(I_o = \frac{V_o}{R_o}\right)$. Soanother differential equation can be written as:

$$C \frac{dV_{o}}{dt} = i_{1} d_{1} + i_{2} d_{2} + i_{3} d_{3} - \frac{V_{o}}{Ro}$$
(24)



Figure1: Circuit of PWM rectifier

A block diagram of the PWM rectifier with ABC model is presented in Figure2.



Figure2: PWM rectifier in ABC- model

III. ANALYSIS OF THREE-PHASE PWM BOOST RECTIFIER UNDER UNBALANCED INPUT VOLTAGE CONDITION

In Figure1, it is assumed that the PWM rectifier is supplied by unbalanced input voltages but balanced input impedances. The assumptions used in the following derivation are

1) The system losses are very small and can be neglected.

2) The switching functions used to represent switching action of the converter are unbalanced but contain no zero sequence.

المجلة العراقية للهندسة الكهربائية والالكترونية مجلد 11، العدد 1 ، 2015 ______

3) Only fundamental components of switching functions and input currents are taken into account (PWM switching harmonics are not considered).

4) There is no phase difference between fundamental components of the switching functions and the input currents. Sothat the fundamental component of the switching functions can be written as

$$d_{\rm fl} = A_1 \sin(\omega t) \tag{25}$$

$$d_{f2} = A_2 \sin(\omega t - 120)$$
 (26)

 $d_{f3} = A_3 \sin(\omega t + 120)$ (27)

And the unbalanced input currents can be written as

$$i_1 = I_{m1} \sin(\omega t)$$
 (28)

$$i_2 = I_{m2} sin(\omega t - 120)$$
 (29)

$$i_3 = I_{m3} \sin(\omega t + 120)$$
 (30)

The output dc current is

$$i_{dc} = \overline{T}. \overline{i}$$
 (31)

The converter transfer function vector \overline{T} is composed of three switching functions.[8]

$$\overline{\mathbf{T}} = \left[\begin{array}{c} \mathbf{d}_{\mathrm{f1}} \ \mathbf{d}_{\mathrm{f2}} \ \mathbf{d}_{\mathrm{f3}} \end{array} \right] \tag{32}$$

And the current ivector is

$$\overline{\mathbf{i}} = \begin{bmatrix} \mathbf{i}_1 \\ \mathbf{i}_2 \\ \mathbf{i}_3 \end{bmatrix}$$
(33)

The three-phase unbalanced input currents can be presented as a sum of two balanced sets of positive and negative sequence component.

$$\overline{i} = \overline{i_p} + \overline{i_n} \tag{34}$$

$$\overline{i_{p}} = \begin{bmatrix} I_{p} \sin(\omega t) \\ I_{p} \sin(\omega t - 120) \\ I_{p} \sin(\omega t + 120) \end{bmatrix}$$
(35)

$$\overline{i_{n}} = \begin{bmatrix} I_{n} \sin(\omega t) \\ I_{n} \sin(\omega t + 120) \\ I_{n} \sin(\omega t - 120) \end{bmatrix}$$
(36)

Similarly the converter transfer function can be decomposed into two balanced sets of positive and negative sequence components under unbalanced voltages that is

$$\overline{\mathbf{T}} = \overline{\mathbf{T}}_{\mathbf{p}} + \overline{\mathbf{T}}_{\mathbf{n}} \tag{37}$$

$$\overline{T}_{p} = \begin{bmatrix} A_{p} \sin(\omega t) \\ A_{p} \sin(\omega t - 120) \\ A_{p} \sin(\omega t + 120) \end{bmatrix}^{T}$$
(38)

$$\overline{T}_{n} = \begin{bmatrix} A_{n} \sin(\omega t) \\ A_{n} \sin(\omega t + 120) \\ A_{n} \sin(\omega t - 120) \end{bmatrix}^{T}$$
(39)

Now from equation (34) to equation (39), the resultant output current in equation (31) under unbalanced input voltages becomes [8]

$$i_{dc} = (T_p + T_n) (i_p + i_n)$$
 (40)

$$i_{dc} = T_p i_p + T_p i_n + T_n i_p + T_n i_n$$
 (41)

Equation (41) represents the general expression for the converter output current i_{dc} under unbalanced voltages in term of positive and negative sequence components of the converter transfer function and the input currents respectively.

$$T_p i_p = \frac{3A_p I_p}{2}$$
(42)

$$T_n i_n = \frac{3A_n I_n}{2} \tag{43}$$

$$T_{p} i_{n} = \frac{-3A_{p}I_{n}}{2}\cos(2\omega t)$$
(44)

$$T_n i_p = \frac{-3A_n I_p}{2} \cos(2\omega t)$$
 (45)

$$\frac{i_{dc}}{\frac{3A_p I_p}{2} + \frac{3A_n I_n}{2} - \frac{3A_p I_n}{2} \cos(2\omega t) - \frac{3A_n I_p}{2} \cos(2\omega t)$$
(46)

The cross product $(T_p i_n)$ and $(T_n i_p)$ yield the abnormal second order harmonics components.

$$i_{dc} = I_{dc} + i_{sh} \tag{47}$$

Where

$$I_{dc} = \frac{3A_p I_p}{2} + \frac{3A_n I_n}{2}$$
(48)

$$i_{sh} = \frac{-3A_pI_n}{2}\cos(2\omega t) - \frac{3A_nI_p}{2}\cos(2\omega t)$$
(49)

$$I_o = i_{dc} - C \frac{dV_o}{dt}$$
(50)

$$I_o = I_{dc} + i_{sh} - C \frac{dV_o}{dt}$$
(51)

$$V_o = R_o I_o \tag{52}$$

Where V_o and R_o are the output dc load voltage and the load resistance

$$V_o = R_o [I_{dc} + i_{sh} - C \frac{dV_o}{dt}]$$
(53)

$$V_{o} = \underbrace{\left[R_{o}I_{dc} - R_{o}C\frac{dV_{o}}{dt}\right]}_{\text{constant (pure dc value }V_{dc})} +$$

$$\underbrace{R_{o}i_{sh}}_{\text{var}dor harmonis}(V_{s})$$
(54)

second order harmonic(V_{sh})

$$V_{o} = V_{dc} + v_{sh}$$
(55)

Due to the unbalance in the input voltages, the output dc voltage contains dc term (V_{dc}) and ac term (v_{sh}). For a desired level V_{REF} , a controller is used to regulate the output dc voltage. Due to the existence of the harmonic voltage (v_{sh}) in V_o , the output current of the voltage controller (I_{MAX}) will contain dc term (I) and ac term ($I_c cos (2\omega t)$) as shown below

$$I_{MAX} = I + I_c \cos (2\omega t)$$
 (56)

 I_{MAX} is used as magnitude for the reference currents sothat forphase1, the reference current is

$$i_{r1} = I_{MAX} \sin(\omega t)$$

 $i_{r1} = I \sin(\omega t) + I_{c}\cos(2\omega t) \sin(\omega t)$

 i_{rl} =Isin(ω t) - $\frac{I_c}{2}$ (sin(ω t) - sin(3 ω t)(57)

It is implied from this analysis that the unbalance in the input voltages leads to appearance of second order harmonic (100 Hz for the 50 Hz supply) in the output dc voltage (v_{sh}), which causes third order harmonic (150 Hz for the 50 Hz supply) in the input current (see equation (57)). This interaction continues and results in the appearance of even order harmonics at the dc link voltage and odd order harmonics in the input currents.

IV. CONTROL STRATEGY

After knowing the types of the dominant harmonics in the output (second order harmonic) and in the input (third order harmonic), a control strategy is needed to reduce these harmonics. The proposed control strategy is divided into two parts, the first part is a voltage controller and the second part is a current controller. Figure 3 shows the control strategy block diagram.



Figure3:Overall control strategy block diagram

A. Voltage Controller

The first objective of this voltage controller is to reduce the second order harmonic in the output dc voltage (less than 5% of V_o) inequation (55), and the second objective is to reduce the second order harmonics in the reflected I_{MAX}

inequation (56). This leads to the reduction of the third order harmonics in the reference currents inequation (57), and reduces the total harmonic distortions (THD_s) for these references. To achieve these objectives, there are several control schemes have been proposed based on the stationary frame and the rotating frame methods. However, most of them only consider regulation of the PWM boost type rectifier under slight to medium levels of imbalance. In order to acquire these objectives under extremely unbalanced and distorted input voltages, a Repetitive Controller (RC) is used. According to the internal model principle (IMP), zero error tracking of any reference input, in steadystate, can be accomplished if a generator of the reference input is included in a stable closed-loop system. For example, a type 1 closed-loop system with an integrator $\left(\frac{1}{s}\right)$ [or $\frac{z}{z-1}$ in discrete time domain], i.e., the generator of unit step function, in the loop offers tracking of a step input with zero steady state error. Repetitive control (RC) is a special case of the internal model principle in control systems with periodic signals [9]. Figure 4 shows the structure of the repetitive controller.



The transfer function of the repetitive controller is:

$$G_{rc}(s) = \frac{u_r(s)}{e(s)} = \frac{K_{rc}}{1 - e^{-sT_o}}$$
 (58)

Where K_{rc} is the gain and $T_o = \frac{1}{f_o}$, f_o is the fundamental compensation harmonic frequency.

$$G_{\rm rc}(s) = \frac{K_{\rm rc}}{1 - e^{-sT_0}} = K_{\rm rc} \left[\frac{1}{2} - \frac{1}{2} + \frac{1}{1 - e^{-sT_0}} \right]$$
$$= K_{\rm rc} \left[\frac{1}{2} + \frac{2 - (1 - e^{-sT_0})}{2(1 - e^{-sT_0})} \right]$$
$$= K_{\rm rc} \left[\frac{1}{2} + \frac{1 + e^{-sT_0}}{2(1 - e^{-sT_0})} \right]$$
$$= K_{\rm rc} \left[\frac{1}{2} + \frac{1}{2} \left[\frac{1 + e^{-sT_0}}{1 - e^{-sT_0}} \right] \right]$$
(59)

According to the properties of the exponential function [10]

$$\pi \frac{e^{\pi x} + e^{-\pi x}}{e^{\pi x} - e^{-\pi x}}$$

$$= x \sum_{K=-\infty}^{+\infty} \frac{1}{x^2 + K^2}$$

$$= \frac{1}{x}$$

$$+ \sum_{K=1}^{+\infty} \frac{2x}{x^2 + K^2}$$
(60)

$$\frac{e^{\pi x} + e^{-\pi x}}{e^{\pi x} - e^{-\pi x}} = \frac{1}{\pi} \left[\frac{1}{x} + \sum_{K=1}^{+\infty} \frac{2x}{x^2 + K^2} \right]$$

If
$$s = x \omega_0$$
, where $\omega_0 = \frac{2\pi}{T_0}$, so

$$\begin{bmatrix} \frac{1+e^{-sT_0}}{1-e^{-sT_0}} \end{bmatrix} = \begin{bmatrix} \frac{1+e^{-x\frac{2\pi T_0}{T_0}}}{\frac{1-e^{-x\frac{2\pi T_0}{T_0}}}{T_0}} \end{bmatrix} = \begin{bmatrix} \frac{1+e^{-2\pi x}}{1-e^{-2\pi x}} \end{bmatrix}.$$

$$2\pi \left[\frac{1 + e^{-2\pi x}}{1 - e^{-2\pi x}} \right] = \frac{1}{x} + \sum_{K=1}^{+\infty} \frac{2x}{x^2 + K^2}$$

$$\begin{bmatrix} \frac{1+e^{-2\pi x}}{1-e^{-2\pi x}} \end{bmatrix} = \frac{1}{2\pi} \begin{bmatrix} \frac{1}{x} + \frac{2x}{x^2+1} + \frac{2x}{x^2+4} + \frac{2x}{x^2+9} + \\ \cdots \end{bmatrix}, \text{ each } x = \frac{s}{\omega_0} \text{ so}$$

$$\begin{bmatrix} \frac{1+e^{-sT_o}}{1-e^{-sT_o}} \end{bmatrix} = \frac{1}{T_o} \begin{bmatrix} \frac{1}{s} + \frac{2s}{s^2 + \omega_o^2} + \frac{2s}{s^2 + (2\omega_o)^2} \\ + \frac{2s}{s^2 + (3\omega_o)^2} + \cdots \end{bmatrix}$$

$$G_{rc}(s) = K_{rc} \left[\frac{1}{2} + \frac{1}{2T_0} \left[\frac{1}{s} + \frac{2s}{s^2 + \omega_0^2} + \frac{2s}{s^2 + (2\omega_0)^2} + \frac{2s}{s^2 + (3\omega_0)^2} + \cdots \right] \right]$$

$$G_{rc}(s) = K_p + \frac{K_I}{s} + \frac{K_r s}{s^2 + \omega_0^2} + \frac{K_r s}{s^2 + (2\omega_0)^2} + \frac{K_r s}{s^2 + (3\omega_0)^2} + \cdots$$
(61)

Where
$$K_p = \frac{K_{rc}}{2}$$
, $K_I = \frac{K_{rc}}{2T_o}$, $K_r = \frac{K_{rc}}{T_o}$

Mathematically, RC is equivalent to parallel combination of proportional controller, integral controller, and many resonant controllers, as shown in Figure 5. [11]



Figure 5: Equivalent form of RC controller

Hence, Figure 5 shows that the transfer function of the repetitive scheme [right-hand side of equation (61)] can be considered as a bank of infinite number of resonant filters, all connected in parallel.

B. Current Controller

The objectives of the current controller are: to construct the reference currents by using Phase Locked Loop (PLL) technique, and to achieve good tracking between the actual and the reference currents by employing proportional controller only. The components of the current controller will be discussed in details in the following sections.

- Enhanced Phase Locked Loop (EPLL):

The EPLL enhances the standard PLL by removing its main drawback that is the presence of double-frequency errors. It achieves this task by means of estimating the amplitude of the input signal. Thus, in addition to removing the ripples, the EPLL provides an estimate of the input signal magnitude and a filtered version of the input signal. This makes the EPLL function as a filter and as a controller too. The block diagram of the EPLL is shown in Figure 6. The EPLL comprises a PLL (shown in the box on the bottom of Figure 6) and also a branch that generates a signal y that is the filtered version of the input signal u. Thus, Y estimates the peak value of the input signal, and ϕ estimates its phase angle. The frequency is estimated at ω . The signal S is unity sinusoidal signal in phase with the input signal, and this represents a stable synchronizing reference. [12]

Assume (u=U sin θ , where $\theta=\omega t$) and (y = Ysin ϕ). Obviously, when (Y = U and $\phi=\theta$), the EPLL is in a steady situation, and the error signal e = (u - y) is zero. If this steady situation is stable, then it means that the EPLL approaches the correct solution. For (u = U sin θ) and (y = Y sin ϕ), the error signal is (e = u - y) = (U sin θ - Y sin ϕ). The output of phase detector (PD) (the multiplier in PLL) in Figure 6 is equal to

$$z = e \cos\phi = (U \sin \theta - Y \sin \phi) \cos\phi$$
$$z = \frac{U}{2} \sin(\theta - \phi) + \frac{U}{2} \frac{\sin(\theta + \phi) - \frac{Y}{2} \sin 2\phi}{\frac{1}{\text{high-frequency}}}$$
(62)



Figure 6: EPLL block diagram

Assuming that the steady situation (i.e., Y = U and $\phi = \theta$) is stable, the highfrequency term approaches zero as the system approaches to the steady situation. This means that the high- or doublefrequency term keeps being removed from the loop and the frequency and phase angle estimations will carry no double-frequency ripple as they approach their steady values. The output of the top multiplier in Figure 6 is equal to

$$x=e \sin\phi = (U \sin\theta - Y \sin\phi) \sin\phi$$

$$x = \frac{U}{2}\cos(\theta - \phi) - \frac{Y}{2} + \frac{Y}{2}\cos(2\phi) - \frac{U}{2}\cos(\theta + \phi)$$
high-frequency (63)

As the system approaches the steady condition, the high frequency term approaches zero. Therefore, there will be no double-frequency ripple on the estimated peak value. The selection of the parameters in Figure 6 (μ 1, μ 2, and μ 3) depends on the following observation:

- Increasing the value of μ_1 will increase the speed of estimating of the magnitude. However, it creates oscillations in the response. There is a tradeoff between speed and accuracy (or smoothness).
- Decreasing μ_1 , μ_2 , and μ_3 yield an estimation of the peak, and phase which is insensitive/robust to theundesirable variations and noise in the input signal.

Finally, the output of the EPLL(S in Figure 6) will be pure unit sinusoidal and synchronized with the voltage in each phase, therefore the reference currents are:

$$i_{r1} = I_{MAX} \sin(\omega t) \tag{64}$$

 $i_{r2} = I_{MAX} \sin(\omega t - 120)$ (65)

 $i_{r3} = I_{MAX} \sin(\omega t + 120)$ (66)

- Proportional Controller:

Theblock diagram of the current control loop shown in Figure 7, gains and time constants associated with various elements of the this block diagram are as follow



Figure 7: Block diagram of the current control loop.

e ₁	source voltage
u _{s1}	converter input voltage
K _{ip}	gain of the P controller
K _{PWM}	gain of the PWM block
T _{RL}	time constant of the plant = $\frac{L}{R}$
K _{RL}	gain of the plant = $\frac{1}{R}$
\mathbf{i}_1	line current
i _{r1}	reference current

Forward transfer function = $\frac{K_{ip}K_{PWM}K_{RL}}{1+ST_{RL}}$

The closed loop transfer function is

$$=\frac{\frac{K_{ip}K_{PWM}K_{RL}}{1+ST_{RL}}}{1+\frac{K_{ip}K_{PWM}K_{RL}}{1+ST_{RL}}}$$

$$= \frac{\frac{\frac{K_{ip}K_{PWM}K_{RL}}{1+ST_{RL}}}{\frac{1+ST_{RL}+K_{ip}K_{PWM}K_{RL}}{K_{ip}K_{PWM}K_{RL}}}}{\frac{K_{ip}K_{PWM}K_{RL}}{ST_{RL}+K_{ip}K_{PWM}K_{RL}+1}}$$

 $K_{ip}K_{PWM}K_{RL}>>1$, so the closed loop transfer function becomes

$$\frac{i_1}{i_{r1}} = \frac{1}{1 + T_e S}$$
(67)

Where $T_e = \frac{T_{RL}}{K_{ip}K_{PWM}K_{RL}}$

V. SIMULATION RESULTS

The operation of the three-phase PWM boost-type rectifier under severe unbalanced and distorted operating conditions has been simulated in MATLAB Simulink by using SimPowerSystems toolbox. Five different cases have been selected to verify feasibility and performance of the new control method (with RC). The converter operates at near unity power factor with a stable behavior in spite of level of imbalance and distortion of the input conditions. The main electrical parameters of the power circuit and control data are given in Table 1.

Table 1 : Electrical	parameters of power
circuit and	control data

Citalina	1000011-	Outrout da	
Switching	10000HZ	Output dc	
$Frequency(F_s)$		voltage	300V
1 2 (5)		V	
Desistance	-	• 0	
Resistance of			
	$0.01 \ \Omega$	Nominal	
reactor(R_L)		input	120V
		voltage	
		(V)	
		(V)	
Inductance of		supply	
reactors (L)	5 mH	frequency	50 Hz
			• •
dc-bus			
canacitor (C)	480 uF	K.	133
eapaellor (C)	400 µI	IXip	155
Load			
registance P	100 0		180101
resistance R ₀	100 22	μ_1, μ_2, μ_3	10,0.1,0.1

The cases are:

CASE 1

In this case, the operation of the three-phase PWM boost rectifier is simulated under balanced input voltages condition. Figure 8 shows three-phase input voltages condition of this case, where $Em_1=Em_2=Em_3=120V$. Figure 9 show the steady-state three-phase input currents and Figure 10 shows the output dc voltage when using RC.



Figure 8: Input voltages of case1







Figure 10: Output dc voltage when using RC in case1

CASE 2

If the input voltages are $Em_1=190V$, $Em_2=120V$, and $Em_3=70V$ as shown in Figure 11, then the input currents obtained when using RC are shown in Figure 12. The negative sequence current in Figure 12 is 0.02705A, and the third order harmonic currents in each phase are 0.01A, 0A, and 0.01A, while the THD_s are 1.96%, 1.98%, and 2.04% respectively.



Figure 11: Unbalanced input voltages of case2



Figure 12: Input currents obtained when using RC in case2

Figure 13 shows the output dc voltage of this case, the second order harmonic voltage is equal to (5.62V peak-to-peak (P.P)) when RC is used. The power factor obtained for this case is 0.9874.



Figure 13: Output dc voltage obtain when using RC in case2

CASE 3:

In this case, a 5th order harmonic of 25% distorts unbalanced input voltages ($Em_1=157V$, $Em_2=120V$, and $Em_3=85V$). Figure 14 shows the input voltages of this case, while the input currents obtained when using RC in this case are shown in Figure 15. Figure 16 shows the output dc voltage.



0.99 time (sec) 0.995

المجلة العراقية للهندسة الكهربائية والالكترونية

مجلد 11، العدد 1، 2015

1.005

Figure 14: Input voltages of case3

0.98

-250 0.975

The THD_s for the input currents are 1.94%, 2.03%, and 2.15% respectively, while the 3rd order harmonics are 0A, 0.01A, and 0.01A. The 5th order harmonics in these currents are 0.02A, 0.03A, and 0.04A respectively.The second order harmonic in the output dc voltage is (3.54V P.P). The power factor for this case is 0.912.



Figure 15: Input line currents obtained when using RC in case3.



Figure 16: Output dc voltage obtained when using RC in case3.

CASE 4:

In this case, a 7th order harmonic of 25% distorts unbalanced input voltages ($Em_1=157V, Em_2=120V, and Em_3=85V$). Figure 17 shows the waveforms of the input voltages of this case. Figure 18 shows the input line currents, while Figure 19 shows the output dc voltage.



Figure 17: Waveforms of the input voltages of case4



Figure 18: Input currents obtained when using RC in case4

The THD_s for the input currents in Figure 18 are 1.97%, 1.97%, and 2% for the three phases respectively, while the 7^{th} order harmonic is 0.02 A for each phase. The obtained power factor for this case is 0.9573.



Figure 19: Output dc voltage obtain when using RC in case4

CASE 5:

In this case, unbalanced input voltages $Em_1=157V$, $Em_2=120V$, and $Em_3=85V$ are considered, these voltages are distorted by a 5th harmonic of 20% and a 7th harmonic of 20%. Figure 20 shows the waveforms of the input voltages.



Figure 20: Waveforms of the input voltages of case5

Figure 21 shows the input line currents obtained when using RC. The THD_s for these currents are 1.99%, 1.89%, and 2.07% respectively, while the third order harmonic in each phase current is 0A. Figure 22 shows the output dc voltage when using RC, the second order harmonic is (5V P.P.). The power factor obtained for this case is 0.9036.



Figure 22: Output dc voltage obtained when using RC in case5

For all cases, it is noticed that the output dc voltage requires 140ms (settling time) to be stable at the beginning of the operation within a variation of 6%. Figure 23 shows the dc link voltage and the ac line current with using RC when the load is changed from 100 Ω to 50 Ω at 0.6 sec and back to 100 Ω at 0.8 sec from starting time.In increasing the load, it is clear that an oscillation in the dc link voltage is occurred within 8% (decrease in the output dc voltage), and it is damped after 85 msec from the instant of increasing the load. The ac line current (increased from 5A to 10A) also reaches to the steady state (stable at 10A) in two cycles, around 40ms. When the load returns to 100 Ω , the oscillation in the output dc voltage is within 9% (increase in the output dc voltage) and this oscillation is damped after 130 msec.

The ac input line current reaches to the steady state (stable at 5A) in six cycles, around 120 ms.



Figure 23: Simulation results of the output dc voltage and ac line current when using RC under changing the load

All the results of the output dc voltage that are mentioned above show excellent voltage regulation at steady state and transient conditions. The output dc voltage tracks the reference dc voltage with small ripple (less than 6V P.P) at steady state. While the oscillation in the output dc voltage is no more than 6% for transient condition (step change in load). Now, the conventional control method (Proportional Integral (PI) controller with a Low Pass Filter (LPF)) is compared with the RC under supplying unbalanced input voltages (case2) and under changing the load. The cutoff frequency of LPF is 50 Hz and the parameters of the PI controller are $K_{vp}=1$ and K_{vi} =66, where K_{vp} is the proportional gain and K_{vi} is the integral gain of the voltage controller.

Figure 24 shows the dc current I_{MAX} when the input supply voltages are $Em_1=190V$, $Em_2=120V$, and $Em_3=70V$ as shown in Figure 11 (case2).



conventional method

The second order harmonic in this current is 0.5A (1A P.P), this leads for appearing a third order harmonic in the input currents and makes THDs for these currents are higher than 5%. Figure 25 shows the waveforms of the three-phase input currents with using the conventional controlled method and when the input voltages in Figure 11 are used.



Figure 25: Input currents obtained when using the conventional method and under unbalanced supply voltage level in case2

Figure 26 shows the output dc voltage V_o , the second order harmonic in this voltage is 8.6V (P.P). This Figure shows that the output dc voltage enters the steady state after 2.6 sec from starting time of operation.





Figure26: Output dc voltage obtained when using the conventional method

Figure 27 shows the ac line current and the output dc voltage when using LPF with PI controller under load change condition. So that when the load is increased at 0.6 sec from starting time, the ac line current requires six cycles (120ms) to reach the steady state. An oscillation occurs at the output dc voltage and this oscillation is damped after 130 msec from the instant of increasing the load. The load returns to 100Ω at 0.8 sec from starting the operation, this causes an oscillation in the output dc voltage but this oscillation is damped after 160 ms. While the ac line current requires ten cycles to be stable, around 200 ms.



Figure 27: Simulation results of dc voltage and ac line current when using LPF and PI controller under changing the load

Table 2 shows the ripple in the output dc voltage, the negative sequence current, and the third order harmonic in the input line currents when RC and LPF with PI controller are used. Table 3 shows THDs when using the conventional method and Table 4 shows THDs when using the proposed method.

Table 2: Third order harmonics, output ripple, and negative sequence current obtained for both conventional and RC methods when the level voltages in case 2

are used						
	RC			Conventional		
				method		
	i ₁	i ₂	i ₃	i ₁	i ₂	i ₃
3rd						
order(A)	0.0	0	0.0	0.25	0.25	0.25
	1		1			
Ripple(P.P)						
		5.62 V			8.6 V	
Negative						
		0.026			0.271	
sequence						
current (A)						

Table 3 : THDs obtained when using the)
conventional method	

Conventional method				
	THD% of phase1	THD% of phase2	THD% of phase3	
CASE1	1.78	1.75	1.83	
CASE2	6	6.13	6.25	
CASE3	3.57	2.93	3.27	
CASE4	3.64	3.18	3.91	
CASE5	4.11	3.58	3.98	

proposed method				
Proposed method				
	THD%	THD%	THD%	
	of phase1	of phase2	of phase3	
CASE1	1.93	1.93	2.05	
CASE2	1.96	2.01	1.98	
CASE3	1.94	2.03	2.15	
CASE4	1.97	1.97	2	
CASE5	1.99	1.89	2.07	

Table 4 : THDs obtained when using the proposed method

It can be seen from these tables that when using the proposed method (RC), the THD_s in the input line currents, the negative sequence currents, and the second order harmonic in the output dc voltage are less, in comparing to their values when using the conventional method (LPF with PI controller).

Figure 28 shows the output dc voltage when using the proposed method. In this Figure, the reference output dc voltage is changed from 300V to 400V at 0.3 sec from starting time and from 400V to 350V at 0.6 sec.



Figure 29 shows the changing of the reference output dc voltage when using the conventional method.



From Figures 28 and 29, the oscillation in the output dc voltage within 6% when using the proposed method, while 28% when using the conventional method. Therefore, the proposed method produces excellent performance with using small value of the output capacitor and producing excellent input-output harmonic elimination. To improve the performance of the conventional method, the value of the output capacitor must be larger.

Finally, Figure 30 and Figure 31 show three-phase input line currents and the output dc voltage with using RC when inductor (3mH) is added to the resistive load which its value is 100Ω under supplying unbalanced input voltages in case



Figure 30: Input currents obtained when using the proposed method and under unbalanced supply voltage level in case2



THDs for the input line currents in Figure 30 are 1.99%, 2%, and 2.05%. While the power factor is 0.9915 and the second order harmonic in the output dc voltage in Figure 31 is 5.64V. So the performance of PWM rectifier when using RC is the same with and without adding inductor (3mH) to the resistive load (100 Ω).

VI. Conclusions

This paper proposed a new control strategy (RC is used in the voltage controller, and EPLL with proportional are used in the controller current controller) on a three-phase PWM boost rectifier, to achieve input-output harmonic reduction under different input supply voltage conditions. It is concluded from the analysis of the PWM rectifier that when the input supply voltages are unbalanced a second order harmonic appears at the output dc voltage and this result in a third order harmonic in the input currents. The performance of reduction these harmonics for both the proposed method and the conventional method is evaluated. The proposed control method (RC) uses small output capacitor, this makes the system is smaller in size, improves the transient response under the disturbances and decreases the cost of the system. In addition, the proposed method produces less second order harmonic in the reflected

dc current I_{MAX}, this reduces the third order harmonic in the input currents and improves the THD_s (less than 5%), less third order harmonic in the input currents results in reducing the second order harmonic in the output dc voltage. While if the conventional method uses small output capacitor, I_{MAX} has higher second order harmonic and this makes the THD higher than 5% and more harmonics will exist in the output dc voltage. Simulation results in this paper are discussed in the transient response under changing the load condition and in the steady state response under different input voltage conditions. In the steady state response, five different cases were performed to verify the feasibility of PWM rectifier with the proposed control strategy. The advantages of using the proposed method are:

- 1- Balanced three-phase sinusoidal input currents.
- 2- THD_s are less than 5% for each phase.
- 3- The power factor is kept close to unity.
- 4- The output dc voltage can be regulated at any desired level.

The transient response of the input line current under changing the load when using the proposed control method requires two cycles (40 ms) to be stable when the load is increased from 100 Ω to 50 Ω and requires five cycles (100 ms) when the load Ω. back to 100 While with the conventional method, the ac line current requires six cycles (120 ms) to be stable when the load is increased and ten cycles (200 ms) when the load back to 100 Ω . Finally, the results in the steady state response and in the transient response are better when using the proposed control method.

VII. REFERENCES

[1]. Ana Vladan Stankovic and Thomas A. Lipo "A Novel Control Method for Input Output Harmonic Elimination of the PWM Boost Type Rectifier Under Unbalanced Operating Conditions" IEEE transections on power electronics, VOL. 16, NO. 5, pp. 603-611,September2001.

[2]. Hong-seok Song and Kwanghee Nam "Dual Current Control Scheme for PWM Converter Under Unbalanced Input Voltage Conditions" IEEE transactions on industrial electronics, VOL. 46, NO. 5, pp. 953-959, October 1999.

[3]. Sung-Chan Ahn and Dong-Seok Hyun "New Control Scheme of Three-Phase PWM AC/DC Converter without Phase Angle Detection under the Unbalanced Input Voltage Conditions" IEEE transactions on power electronics, VOL. 17, NO. 5, pp. 616-622, September 2002.

[4]. X. H. Wu, S. K. Panda and J. X. Xu "Design of a Plug-In Repetitive Control Scheme for Eliminating Supply-Side Current Harmonics of Three-Phase PWM Boost Rectifiers Under Generalized Supply Voltage Conditions" IEEE transactions on industrial electronics, VOL. 25, NO. 7, pp. 1800-1810, July 2010.

[5]. Ana Vladan Stankovic and Ke Chen "A New Control Method for Input–Output Harmonic Elimination of the PWM Boost-Type Rectifier Under Extreme Unbalanced Operating Conditions" IEEE transactions on industrial electronics , VOL. 56, NO. 7, pp. 2420-2430, July 2009.

[6]. Hamid Eskandari-Torbati, Davood Arab Khaburi, and Vahid Eskandari-Torbati " Virtual Flux Based Direct Power Control (DPC) of Three Phase PWM Rectifier Using Model Predictive Control (MPC) and Space Vector Modulation (SVM)" The 5th Power Electronics, Drive Systems and Technologies Conference (PEDSTC 2014), Feb 5-6,2014, Tehran, Iran. pp. 242-248.

[7]. Rusong Wu, S.B. Dewan, and G.R. Slemon "A PWM AC to DC Converter with Fixed Switching Frequency" University of Toronto in Canada, 1988. pp. 706-711.

[8]. Muntadher K. Abdullah "Control Strategy for Three-Phase PWM Rectifier Operating under Different Supply Voltage Conditions", MSc thesis, Al-Mustansiriya University, 2014.

[9]. Keliang Zhou and Danwei Wang "Digital Repetitive Controlled Three-Phase PWM Rectifier" IEEE transactions on power electronics, VOL. 18, NO. 1, pp. 309-316, January 2003. [10]. Wenzhou LU, Keliang ZHOU, and Yunhu YANG "A General Internal Model Principle Based Control Scheme for CVCF PWM Converters" 2010 2nd IEEE International Symposium on Power Electronics for Distributed Generation systems. pp. 485-489.

[11]. G. Escobar, J. Leyva-Ramos, P. R. Martínez, and A. A. Valdez "A Repetitive-Based Controller for the Boost Converter to Compensate the Harmonic Distortion of the Output Voltage" IEEE transactions on control systems technology, VOL. 13, NO. 3, pp. 500-508, May 2005.

[12]. Masoud Karimi-Ghartemani "Linear and Pseudolinear Enhanced Phased-Locked Loop (EPLL) Structures" IEEE transactions on industrial electronics, VOL. 61, NO. 3, pp. 1464-1474, March 2014.